| yuezonghe | 824eb0c | 2024-06-27 02:32:26 -0700 | [diff] [blame^] | 1 | /*******************************************************************************
|
| 2 | * Copyright (C) 2007, ZTE Corporation.
|
| 3 | *
|
| 4 | * File Name:threadpriority.h
|
| 5 | * File Mark:
|
| 6 | * Description:define thread priority
|
| 7 |
|
| 8 | * Others:
|
| 9 | * Version: v0.1
|
| 10 | * Author: yechuan
|
| 11 | * Date: 2009-02-20
|
| 12 | * History 1:
|
| 13 | * Date: 2009-02-20
|
| 14 | * Version:
|
| 15 | * Author:
|
| 16 | * Modification:
|
| 17 | *
|
| 18 | * History 2:
|
| 19 | ********************************************************************************/
|
| 20 |
|
| 21 | #ifndef _THREAD_PRIORITY_H
|
| 22 | #define _THREAD_PRIORITY_H
|
| 23 | /****************************************************************************
|
| 24 | * Include files
|
| 25 | ****************************************************************************/
|
| 26 |
|
| 27 | /****************************************************************************
|
| 28 | * Local Macros
|
| 29 | ****************************************************************************/
|
| 30 |
|
| 31 |
|
| 32 | /* Driver */
|
| 33 | #define THR_ZATI__RECV_FROM_SERIAL_PRI 25
|
| 34 | #define THR_PMIC_PRI 16
|
| 35 |
|
| 36 | #if 0
|
| 37 | #define THR_USB_HISR_PRI_LOW 18
|
| 38 | #define THR_USB_HISR_PRI_MED 17
|
| 39 | #define THR_USB_HISR_PRI_HIGH 16
|
| 40 |
|
| 41 | #define THR_USB_OTG_PRI 16
|
| 42 | #define THR_USB_DEV_PRI 18
|
| 43 | #define THR_USB_CTRL_PRI 17
|
| 44 |
|
| 45 | #define THR_USB_RNDIS_PRI 16
|
| 46 | #define THR_USB_ECM_PRI 16
|
| 47 | #else
|
| 48 | #define THR_USB_OTG_PRI 9
|
| 49 | #define THR_USB_HISR_PRI_LOW (THR_USB_OTG_PRI+2)
|
| 50 | #define THR_USB_HISR_PRI_MED (THR_USB_OTG_PRI+1)
|
| 51 | #define THR_USB_HISR_PRI_HIGH THR_USB_OTG_PRI
|
| 52 | #define THR_USB_DEV_PRI (THR_USB_OTG_PRI+2)
|
| 53 | #define THR_USB_CTRL_PRI (THR_USB_OTG_PRI+1)
|
| 54 | #define THR_USB_RNDIS_PRI THR_USB_OTG_PRI
|
| 55 | #define THR_USB_ECM_PRI THR_USB_OTG_PRI
|
| 56 | #endif
|
| 57 | #define THR_USB_CDC_RD_PRI 21//28
|
| 58 | #define THR_USB_CDC_WR_PRI 21//23
|
| 59 |
|
| 60 | #define THR_USB_MS_PRI 12//19//28
|
| 61 | #define THR_USB_MS_PRI_PRE (THR_USB_CTRL_PRI-1) //28
|
| 62 | #define THR_USB_MS_LU_PRI 20
|
| 63 |
|
| 64 | #define THR_MUX_RX 18
|
| 65 | #define THR_MUX_TX 15
|
| 66 | #if 0
|
| 67 | #define THR_USB_IFAC_PRI 16
|
| 68 |
|
| 69 | #define THR_USB_DEFAULT_PRIORITY_HIGH 16
|
| 70 | #define THR_USB_DEFAULT_PRIORITY_MEDIUM 22
|
| 71 | #define THR_USB_DEFAULT_PRIORITY_LOW 30
|
| 72 |
|
| 73 | #define THR_USB_CDC_DATA_SND_PRI 25
|
| 74 | #define THR_USB_CDC_DATA_OBS_PRI 28
|
| 75 | #define THR_USB_CDC_COMM_OBS_PRI 28
|
| 76 | #endif
|
| 77 |
|
| 78 | #define THR_CHG_ISR_PRI 22
|
| 79 | #define THR_CHG_CHECK_PRI 29
|
| 80 |
|
| 81 | #define THR_SD_PRI 29
|
| 82 |
|
| 83 | #define THR_RPMSG_HISR_PRI 3
|
| 84 |
|
| 85 | /* KeyMine */
|
| 86 | #define THR_COMMREAD_PRI 15
|
| 87 | #define THR_COMMWRITE_PRI 21
|
| 88 | #define THR_EXCEPDAEMON_PRI 15
|
| 89 | #define THR_TIMER_PRI 8
|
| 90 |
|
| 91 | #define THR_TRACE_PRI 28
|
| 92 | #define THR_FSAGENT_PRI 20
|
| 93 | #define THR_SHELL_PRI 19
|
| 94 | #define THR_SYSM_PRI 18
|
| 95 | #define THR_ZDRV_TIMERISR_PRI 14
|
| 96 | #define THR_ZDRV_ALARMISR_PRI 13
|
| 97 |
|
| 98 | #define THR_ZDRV_KPDISR_PRI 20
|
| 99 | #define THR_ZDRV_KPDSCAN_PRI 10
|
| 100 |
|
| 101 | #define THR_ZSVR_PRI 20
|
| 102 | #define THR_ZTAPI_PRI 20
|
| 103 | #define THR_ZSVR_ECOM_PRI 20
|
| 104 | #define THR_ZSVR_FM_PRI 20
|
| 105 | #define THR_ZSVR_EM_PRI 20
|
| 106 | #define THR_ZSVR_SS_PRI 20
|
| 107 | #define THR_ZSVR_STK_PRI 20
|
| 108 | #define THR_ZSVR_PDP_PRI 20
|
| 109 | #define THR_ZSVR_CC_PRI 20
|
| 110 | #define THR_ZSVR_CR_PRI 20
|
| 111 | #define THR_ZSVR_PB_PRI 20
|
| 112 | #define THR_ZSVR_SMS_PRI 20
|
| 113 | #define THR_ZSVR_MM_PRI 20
|
| 114 | #define THR_ZSVR_SET_PRI 20
|
| 115 | #define THR_ZSVR_DM_PRI 20
|
| 116 | #define THR_ZSVR_DB_PRI 20
|
| 117 |
|
| 118 | #define ZSVR_ECOM_TIME_1_PRI 9
|
| 119 | #define ZSVR_ECOM_TIME_0_PRI 9
|
| 120 |
|
| 121 | #define THR_SIORXTIMER0_PRI 9
|
| 122 | #define THR_DDDRAM_HISR_PRI 3
|
| 123 |
|
| 124 | #define THR1_PRI 10
|
| 125 | #define THR2_PRI 11
|
| 126 | #define THR3_PRI 12
|
| 127 | #define THR4_PRI 13
|
| 128 | #define THR5_PRI 14
|
| 129 | #define THR6_PRI 15
|
| 130 | #define THR7_PRI 16
|
| 131 | #define THR8_PRI 17
|
| 132 | #define THR_TCPIP_PRI 10
|
| 133 | #define THR_LWIPTIMER_PRI 9
|
| 134 |
|
| 135 |
|
| 136 | /* GUI */
|
| 137 | #define THR_AMS_PRI 20
|
| 138 | #define THR_AMS_1_PRI 22
|
| 139 | #define THR_AMS_2_PRI 24
|
| 140 | #define THR_AMS_3_PRI 26
|
| 141 | #define THR_AMS_4_PRI 28
|
| 142 |
|
| 143 | #define THR_MMF_PRI 0
|
| 144 |
|
| 145 | #define THR_PTHREAD1_PRI 26
|
| 146 | #define THR_PTHREAD2_PRI 20
|
| 147 |
|
| 148 | #define THR_UART2_PRI 18
|
| 149 | #define THR_UART1_PRI 18
|
| 150 | #define THR_UART0_PRI 18
|
| 151 |
|
| 152 | /* MMI */
|
| 153 | #define THR_ZMMMI_MAIN_PRI 20
|
| 154 |
|
| 155 | /*SDL Thread */
|
| 156 | #define SDL_YPAD_DLL_INST_PRI 11
|
| 157 | #define SDL_YPAD_MAC_PRI 11
|
| 158 | #define SDL_YPAD_RLC_PRI 11
|
| 159 | #define SDL_YPAD_RRC_PRI 12
|
| 160 | #define SDL_YPAD_GRR_PRI 12
|
| 161 | #define SDL_YPAD_SNP_PRI 13
|
| 162 | #define SDL_YPAD_L1G_PRI 10
|
| 163 | #define SDL_AUDIO_PRI 15
|
| 164 |
|
| 165 |
|
| 166 | /* HISR */
|
| 167 | #define HISR_L1G_PCL_MAIN_PRI 2
|
| 168 | #define HISR_MIDI_PRI 10
|
| 169 | #define HISR_TONE_PRI 10
|
| 170 | #define HISR_VM_PRI 10
|
| 171 |
|
| 172 |
|
| 173 | /*Device Int Thread Priority*/
|
| 174 | #define INT_TIMER_PRI 3
|
| 175 | #define INT_UART1_PRI 20
|
| 176 | #define INT_UART2_PRI 20
|
| 177 | #define INT_UART3_PRI 20
|
| 178 | #define INT_DPRAM_PRI 20
|
| 179 | #define INT_KPD_PRI 20
|
| 180 | #define INT_RTC_PRI 20/*RTC on DBB*/
|
| 181 | #define INT_DMA_PRI 20
|
| 182 | #define INT_UICC_PRI 20
|
| 183 | #define INT_I2S1_PRI 20
|
| 184 | #define INT_I2S2_PRI 20
|
| 185 | #define INT_LCD_PRI 10
|
| 186 | #define INT_USB_PRI 10
|
| 187 | #define INT_USB_DMA_PRI 10
|
| 188 | #define INT_PMIC_PRI 10
|
| 189 | #define INT_I2C_PRI 20
|
| 190 | #define INT_FM_PRI 10
|
| 191 | #define INT_CAM_PRI 10
|
| 192 | #define INT_SD_PRI 10
|
| 193 | #define INT_VIDEO_VPU_PRI 18
|
| 194 | #define INT_VIDEO_PPU_PRI 18
|
| 195 |
|
| 196 |
|
| 197 | /* Teak INT Pri */
|
| 198 | #define INT_TU_GP0_PRI 0
|
| 199 | #define INT_TU_T_INT1_PRI 0
|
| 200 | #define INT_TU_T_INT2_PRI 0
|
| 201 | #define INT_GSM_DSP_INT0_PRI 0
|
| 202 | #define INT_GSM_DSP_INT1_PRI 0
|
| 203 | #define INT_GSM_DSP_INT2_PRI 15/*Voicememo*/
|
| 204 | #define INT_GSM_DSP_INT3_PRI 15/*TONE*/
|
| 205 | #define INT_GSM_DSP_INT4_PRI 15/*MIDI*/
|
| 206 | #define INT_GSM_DSP_INT5_PRI 15/*PCM player*/
|
| 207 | #define INT_GSM_DSP_INT6_PRI 15/*SBC Blue Tooth*/
|
| 208 | #define INT_GSM_DSP_INT7_PRI 10
|
| 209 |
|
| 210 |
|
| 211 |
|
| 212 | #endif/*_Thread_PRIority_H*/
|
| 213 |
|