blob: 262f78baf2396c19f9671427a44ca327dd9dd50b [file] [log] [blame]
yuezonghe824eb0c2024-06-27 02:32:26 -07001/*****************************************************************************
2 *°æ±¾ËùÓÐ (C)2017ÖÐÐËͨѶ¹É·ÝÓÐÏÞ¹«Ë¾
3 * Ä£¿éÃû £ºPS-PHYͨѶͨµÀ¶¨Òå
4 * ÎļþÃû ps_phy_channel.h
5 * Îļþ±êʶ£º
6 * Ïà¹ØÎļþ£º
7 * ʵÏÖ¹¦ÄÜ£ºÐ­ÒéÕ»ºÍÎïÀí²ãÖ®¼äͨѶͨµÀµÄ¶¨Òå
8 * ×÷Õß £º
9 * °æ±¾ £º
10 * Íê³ÉÈÕÆÚ£º
11 * ÆäËü˵Ã÷£ºÐ½¨
12 *
13 *****************************************************************************/
14#ifndef _PS_PHY_CHANNEL_H
15#define _PS_PHY_CHANNEL_H
16
17/**************************************************************************
18 * Í·Îļþ°üº¬ *
19 **************************************************************************/
20//#include "drv_rpmsg.h"
21//#ifndef _OS_WIN
22//#include "ram_config.h"
23//#endif
24/**************************************************************************************************
25ICPͨµÀÃüÃû¹æÔò
26 RP_MSG_LTE_PS_PHY_SYNC
27 | | | |
28 | | | |--> ÏûÏ¢ÀàÐÍ
29 | | |--> ºË2
30 | |------>ºË1
31 |-->ʹÓÃÖÆÊ½
32***************************************************************************************************/
33
34
35/******************************************************************************************
36//PS<->PHYÖ®¼ä¹²¿É¶¨Òå64¸öͨµÀ
37******************************************************************************************/
38
39//LTE
40#define RP_MSG_LTE_PHY_PS_WAKEUP channel_10 //PHY»½ÐÑPSͨµÀ£¬PSÊ¡µç²à»Øµ÷º¯Êý´¦Àí
41#define RP_MSG_LTE_PHY_PS_SYNC channel_11 //ps¡¢ltephyÖ®¼äµÄͬ²½ÏûÏ¢
42#define RP_MSG_LTE_PHY_PS_ASYNC channel_12 //ps¡¢ltephyÖ®¼äµÄÒì²½ÏûÏ¢
43#define RP_MSG_LTE_PHY_PS_ICP channel_13 //ps¡¢ltephy·¢ËÍÒì²½ÏûϢʱ£¬´¥·¢ICP
44
45//TD
46#define RP_MSG_TD_PS_PHY_MSG channel_21 //ps¡¢tdphyÖ®¼äµÄÏûϢͨµÀ
47#define RP_MSG_TD_PS_PHY_UPA_DATA channel_22
48#define RP_MSG_TD_PS_PHY_LPM_WAKEUP channel_23
49#define RP_MSG_TD_PHY_PS_WAKEUP channel_24 //»½ÐÑͨµÀ
50#define RP_MSG_TD_PHY_PS_FRAME_INT channel_25 //0x100000000
51//#define RP_MSG_TD_DPRAM_CMD channel_26 //H2U U2H
52#define RP_MSG_TD_EAGCH_DATA channel_27 //EAGCH only phy--->ps
53#define RP_MSG_TD_BCH_DATA channel_28 //BCH only phy--->ps
54#define RP_MSG_TD_HSUPA_DATA channel_29 //TD HSUPAÊý¾Ýps--->phy
55
56
57//W
58#define RP_MSG_W_PS_PHY_MSG channel_31//Éϱ¨
59#define RP_MSG_W_PHY_PS_WAKEUP channel_32
60#define RP_MSG_W_PS_PHY_UPA_DATA channel_33//0x100000000
61#define RP_MSG_W_PS_PHY_LPM_WAKEUP channel_34//0x400000000
62#define RP_MSG_W_PHY_PS_FRAME_INT channel_35//0x2
63//#define RP_MSG_W_DPRAM_CMD channel_36//DPRAM CMD
64
65//td,W ²»Í¬Ê±´æÔÚ¸´ÓÃͨµÀ
66#define RP_MSG_TD_W_UL_DATA channel_37 //TD,WÆÕͨÉÏÐÐÊý¾Ý
67#define RP_MSG_TD_W_DL_DATA channel_38 //TD,WÆÕͨÏÂÐÐÊý¾Ý
68#define RP_MSG_TD_W_HSDPA_DATA channel_39 //TD,W DPAÊý¾Ý
69
70
71//PUB
72#define RP_MSG_PS_PHY_RAMDUMP channel_40 //arm¡¢zspÖ®¼äµÄramdumpͨµÀ
73#define RP_MSG_PHY_PS_DDR_DVFS channel_41 //ddrµ÷ƵͨµÀ
74//#define RP_MSG_UICC_VSIMAGT_CHANNEL channel_42 //vsim ͨµÀ
75
76/******************************************************************************************
77Éæ¼°M0ºËµÄ£¬Ã¿¸öºËÓëM0Ö®¼ä¹²10¸öͨµÀ
78******************************************************************************************/
79
80//PHY<->M0
81#define RP_MSG_PHY_M0_AXI_DFS channel_1 //axiµ÷ƵͨµÀ
82#define RP_MSG_M0_PHY_WDT channel_2 //m0¡¢zspÖ®¼äµÄWDT
83
84//PS<->M0
85#define RP_MSG_PS_M0_AXI_DFS channel_1 //axiµ÷ƵͨµÀ
86#define RP_MSG_M0_PS_WDT channel_2 //m0¡¢armÖ®¼äµÄWDT
87
88#define ICP_CHANNEL_DEFAULT_SIZE (UINT32)255
89
90
91/******************************************************************************************
92PS¡¢PHYÔ¼¶¨¸÷Êý¾Ý¿éµÄ´óС£¬ÊýÄ¿ºê
93******************************************************************************************/
94#define RP_MSG_TD_EAGCH_DATA_BLOCK_SIZE 40/*¶ÔÓ¦RP_MSG_TD_EAGCH_DATAͨµÀ*/
95#define RP_MSG_TD_EAGCH_DATA_BLOCK_NUM 2
96
97#define RP_MSG_TD_BCH_DATA_BLOCK_SIZE 48/*¶ÔÓ¦RP_MSG_TD_BCH_DATAͨµÀ*/
98#define RP_MSG_TD_BCH_DATA_BLOCK_NUM 1
99
100#define RP_MSG_TD_HSUPA_DATA_BLOCK_SIZE 1440/*¶ÔÓ¦RP_MSG_TD_HSUPA_DATAͨµÀ*/
101#define RP_MSG_TD_HSUPA_DATA_BLOCK_NUM 2
102
103#define RP_MSG_TD_W_UL_DATA_BLOCK_SIZE 1244/*¶ÔÓ¦RP_MSG_TD_W_UL_DATAͨµÀ*/
104#define RP_MSG_TD_W_UL_DATA_BLOCK_NUM 1
105
106#define RP_MSG_TD_W_DL_DATA_BLOCK_SIZE 1340/*¶ÔÓ¦RP_MSG_TD_W_DL_DATAͨµÀ. W¸ñʽ[T_zW_P_dl_data_buffer]; TD¸ñʽ [T_zTD_P_mac_dl_buffer]*/
107#define RP_MSG_TD_W_DL_DATA_BLOCK_NUM 3
108
109#define RP_MSG_TD_W_HSDPA_DATA_BLOCK_SIZE 5284/*¶ÔÓ¦RP_MSG_TD_W_HSDPA_DATAͨµÀ.W¸ñʽ[T_zW_P_hsdpa_buffer]; TD¸ñʽ[T_zTD_P_mac_Hsdpa_Buf]*/
110#define RP_MSG_TD_W_HSDPA_DATA_BLOCK_NUM 5
111
112#define RP_MSG_TD_PS_TO_PHY_CMD_SIZE 5020
113#define RP_MSG_TD_PHY_TO_PS_CMD_SIZE 3620
114
115#define RP_MSG_W_PS_TO_PHY_CMD_SIZE 25020
116#define RP_MSG_W_PHY_TO_PS_CMD_SIZE 8020
117
118
119#endif // _PS_PHY_CHANNEL_H