[Feature]add MT2731_MP2_MR2_SVN388 baseline version
Change-Id: Ief04314834b31e27effab435d3ca8ba33b499059
diff --git a/src/bsp/lk/platform/stm32f1xx/vectab.c b/src/bsp/lk/platform/stm32f1xx/vectab.c
new file mode 100644
index 0000000..979550b
--- /dev/null
+++ b/src/bsp/lk/platform/stm32f1xx/vectab.c
@@ -0,0 +1,427 @@
+/*
+ * Copyright (c) 2012 Travis Geiselbrecht
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining
+ * a copy of this software and associated documentation files
+ * (the "Software"), to deal in the Software without restriction,
+ * including without limitation the rights to use, copy, modify, merge,
+ * publish, distribute, sublicense, and/or sell copies of the Software,
+ * and to permit persons to whom the Software is furnished to do so,
+ * subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice shall be
+ * included in all copies or substantial portions of the Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
+ * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
+ * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
+ * IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY
+ * CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
+ * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
+ * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
+ */
+#include <debug.h>
+#include <compiler.h>
+#include <stm32f10x.h>
+#include <arch/arm/cm.h>
+#include <platform/stm32.h>
+#include <target/debugconfig.h>
+#include <lib/cbuf.h>
+
+/* un-overridden irq handler */
+void stm32_dummy_irq(void)
+{
+ arm_cm_irq_entry();
+
+ panic("unhandled irq\n");
+}
+
+/* a list of default handlers that are simply aliases to the dummy handler */
+#define DEFAULT_HANDLER(x) \
+void stm32_##x(void) __WEAK_ALIAS("stm32_dummy_irq");
+
+DEFAULT_HANDLER(WWDG_IRQ);
+DEFAULT_HANDLER(PVD_IRQ);
+DEFAULT_HANDLER(TAMPER_IRQ);
+DEFAULT_HANDLER(RTC_IRQ);
+DEFAULT_HANDLER(FLASH_IRQ);
+DEFAULT_HANDLER(RCC_IRQ);
+DEFAULT_HANDLER(EXTI0_IRQ);
+DEFAULT_HANDLER(EXTI1_IRQ);
+DEFAULT_HANDLER(EXTI2_IRQ);
+DEFAULT_HANDLER(EXTI3_IRQ);
+DEFAULT_HANDLER(EXTI4_IRQ);
+DEFAULT_HANDLER(DMA1_Channel1_IRQ);
+DEFAULT_HANDLER(DMA1_Channel2_IRQ);
+DEFAULT_HANDLER(DMA1_Channel3_IRQ);
+DEFAULT_HANDLER(DMA1_Channel4_IRQ);
+DEFAULT_HANDLER(DMA1_Channel5_IRQ);
+DEFAULT_HANDLER(DMA1_Channel6_IRQ);
+DEFAULT_HANDLER(DMA1_Channel7_IRQ);
+
+DEFAULT_HANDLER(USART1_IRQ);
+DEFAULT_HANDLER(USART2_IRQ);
+DEFAULT_HANDLER(USART3_IRQ);
+
+DEFAULT_HANDLER(TIM2_IRQ);
+DEFAULT_HANDLER(TIM3_IRQ);
+DEFAULT_HANDLER(TIM4_IRQ);
+DEFAULT_HANDLER(TIM5_IRQ);
+DEFAULT_HANDLER(TIM6_IRQ);
+DEFAULT_HANDLER(TIM7_IRQ);
+
+DEFAULT_HANDLER(ADC1_2_IRQ);
+DEFAULT_HANDLER(USB_HP_CAN1_TX_IRQ);
+DEFAULT_HANDLER(USB_LP_CAN1_RX0_IRQ);
+DEFAULT_HANDLER(CAN1_RX1_IRQ);
+DEFAULT_HANDLER(CAN1_SCE_IRQ);
+DEFAULT_HANDLER(EXTI9_5_IRQ);
+DEFAULT_HANDLER(TIM1_BRK_IRQ);
+DEFAULT_HANDLER(TIM1_UP_IRQ);
+DEFAULT_HANDLER(TIM1_TRG_COM_IRQ);
+DEFAULT_HANDLER(TIM1_CC_IRQ);
+DEFAULT_HANDLER(I2C1_EV_IRQ);
+DEFAULT_HANDLER(I2C1_ER_IRQ);
+DEFAULT_HANDLER(I2C2_EV_IRQ);
+DEFAULT_HANDLER(I2C2_ER_IRQ);
+DEFAULT_HANDLER(SPI1_IRQ);
+DEFAULT_HANDLER(SPI2_IRQ);
+DEFAULT_HANDLER(EXTI15_10_IRQ);
+DEFAULT_HANDLER(RTCAlarm_IRQ);
+DEFAULT_HANDLER(USBWakeUp_IRQ);
+
+DEFAULT_HANDLER(CAN1_TX_IRQ);
+DEFAULT_HANDLER(CAN1_RX0_IRQ);
+DEFAULT_HANDLER(OTG_FS_WKUP_IRQ);
+DEFAULT_HANDLER(SPI3_IRQ);
+DEFAULT_HANDLER(UART4_IRQ);
+DEFAULT_HANDLER(UART5_IRQ);
+DEFAULT_HANDLER(DMA2_Channel1_IRQ);
+DEFAULT_HANDLER(DMA2_Channel2_IRQ);
+DEFAULT_HANDLER(DMA2_Channel3_IRQ);
+DEFAULT_HANDLER(DMA2_Channel4_IRQ);
+DEFAULT_HANDLER(DMA2_Channel5_IRQ);
+DEFAULT_HANDLER(ETH_IRQ);
+DEFAULT_HANDLER(ETH_WKUP_IRQ);
+DEFAULT_HANDLER(CAN2_TX_IRQ);
+DEFAULT_HANDLER(CAN2_RX0_IRQ);
+DEFAULT_HANDLER(CAN2_RX1_IRQ);
+DEFAULT_HANDLER(CAN2_SCE_IRQ);
+DEFAULT_HANDLER(OTG_FS_IRQ);
+
+DEFAULT_HANDLER(TIM8_BRK_IRQ);
+DEFAULT_HANDLER(TIM8_UP_IRQ);
+DEFAULT_HANDLER(TIM8_TRG_COM_IRQ);
+DEFAULT_HANDLER(TIM8_CC_IRQ);
+DEFAULT_HANDLER(ADC3_IRQ);
+DEFAULT_HANDLER(FSMC_IRQ);
+DEFAULT_HANDLER(SDIO_IRQ);
+DEFAULT_HANDLER(DMA2_Channel4_5_IRQ);
+DEFAULT_HANDLER(TIM1_BRK_TIM9_IRQ);
+DEFAULT_HANDLER(TIM1_UP_TIM10_IRQ);
+DEFAULT_HANDLER(TIM1_TRG_COM_TIM11_IRQ);
+
+DEFAULT_HANDLER(TIM8_BRK_TIM12_IRQ);
+DEFAULT_HANDLER(TIM8_UP_TIM13_IRQ);
+DEFAULT_HANDLER(TIM8_TRG_COM_TIM14_IRQ);
+
+#define VECTAB_ENTRY(x) [x##n] = stm32_##x
+
+/* appended to the end of the main vector table */
+const void * const __SECTION(".text.boot.vectab2") vectab2[] = {
+ VECTAB_ENTRY(WWDG_IRQ), /*!< Window WatchDog Interrupt */
+ VECTAB_ENTRY(PVD_IRQ), /*!< PVD through EXTI Line detection Interrupt */
+ VECTAB_ENTRY(TAMPER_IRQ), /*!< Tamper Interrupt */
+ VECTAB_ENTRY(RTC_IRQ), /*!< RTC global Interrupt */
+ VECTAB_ENTRY(FLASH_IRQ), /*!< FLASH global Interrupt */
+ VECTAB_ENTRY(RCC_IRQ), /*!< RCC global Interrupt */
+ VECTAB_ENTRY(EXTI0_IRQ), /*!< EXTI Line0 Interrupt */
+ VECTAB_ENTRY(EXTI1_IRQ), /*!< EXTI Line1 Interrupt */
+ VECTAB_ENTRY(EXTI2_IRQ), /*!< EXTI Line2 Interrupt */
+ VECTAB_ENTRY(EXTI3_IRQ), /*!< EXTI Line3 Interrupt */
+ VECTAB_ENTRY(EXTI4_IRQ), /*!< EXTI Line4 Interrupt */
+ VECTAB_ENTRY(DMA1_Channel1_IRQ), /*!< DMA1 Channel 1 global Interrupt */
+ VECTAB_ENTRY(DMA1_Channel2_IRQ), /*!< DMA1 Channel 2 global Interrupt */
+ VECTAB_ENTRY(DMA1_Channel3_IRQ), /*!< DMA1 Channel 3 global Interrupt */
+ VECTAB_ENTRY(DMA1_Channel4_IRQ), /*!< DMA1 Channel 4 global Interrupt */
+ VECTAB_ENTRY(DMA1_Channel5_IRQ), /*!< DMA1 Channel 5 global Interrupt */
+ VECTAB_ENTRY(DMA1_Channel6_IRQ), /*!< DMA1 Channel 6 global Interrupt */
+ VECTAB_ENTRY(DMA1_Channel7_IRQ), /*!< DMA1 Channel 7 global Interrupt */
+
+ /* taken from the stm32 irq definition list */
+#ifdef STM32F10X_LD
+ VECTAB_ENTRY(ADC1_2_IRQ), /*!< ADC1 and ADC2 global Interrupt */
+ VECTAB_ENTRY(USB_HP_CAN1_TX_IRQ), /*!< USB Device High Priority or CAN1 TX Interrupts */
+ VECTAB_ENTRY(USB_LP_CAN1_RX0_IRQ), /*!< USB Device Low Priority or CAN1 RX0 Interrupts */
+ VECTAB_ENTRY(CAN1_RX1_IRQ), /*!< CAN1 RX1 Interrupt */
+ VECTAB_ENTRY(CAN1_SCE_IRQ), /*!< CAN1 SCE Interrupt */
+ VECTAB_ENTRY(EXTI9_5_IRQ), /*!< External Line[9:5] Interrupts */
+ VECTAB_ENTRY(TIM1_BRK_IRQ), /*!< TIM1 Break Interrupt */
+ VECTAB_ENTRY(TIM1_UP_IRQ), /*!< TIM1 Update Interrupt */
+ VECTAB_ENTRY(TIM1_TRG_COM_IRQ), /*!< TIM1 Trigger and Commutation Interrupt */
+ VECTAB_ENTRY(TIM1_CC_IRQ), /*!< TIM1 Capture Compare Interrupt */
+ VECTAB_ENTRY(TIM2_IRQ), /*!< TIM2 global Interrupt */
+ VECTAB_ENTRY(TIM3_IRQ), /*!< TIM3 global Interrupt */
+ VECTAB_ENTRY(I2C1_EV_IRQ), /*!< I2C1 Event Interrupt */
+ VECTAB_ENTRY(I2C1_ER_IRQ), /*!< I2C1 Error Interrupt */
+ VECTAB_ENTRY(SPI1_IRQ), /*!< SPI1 global Interrupt */
+ VECTAB_ENTRY(USART1_IRQ), /*!< USART1 global Interrupt */
+ VECTAB_ENTRY(USART2_IRQ), /*!< USART2 global Interrupt */
+ VECTAB_ENTRY(EXTI15_10_IRQ), /*!< External Line[15:10] Interrupts */
+ VECTAB_ENTRY(RTCAlarm_IRQ), /*!< RTC Alarm through EXTI Line Interrupt */
+ VECTAB_ENTRY(USBWakeUp_IRQ), /*!< USB Device WakeUp from suspend through EXTI Line Interrupt */
+#endif /* STM32F10X_LD */
+
+#ifdef STM32F10X_LD_VL
+ VECTAB_ENTRY(ADC1_IRQ), /*!< ADC1 global Interrupt */
+ VECTAB_ENTRY(EXTI9_5_IRQ), /*!< External Line[9:5] Interrupts */
+ VECTAB_ENTRY(TIM1_BRK_TIM15_IRQ), /*!< TIM1 Break and TIM15 Interrupts */
+ VECTAB_ENTRY(TIM1_UP_TIM16_IRQ), /*!< TIM1 Update and TIM16 Interrupts */
+ VECTAB_ENTRY(TIM1_TRG_COM_TIM17_IRQ), /*!< TIM1 Trigger and Commutation and TIM17 Interrupt */
+ VECTAB_ENTRY(TIM1_CC_IRQ), /*!< TIM1 Capture Compare Interrupt */
+ VECTAB_ENTRY(TIM2_IRQ), /*!< TIM2 global Interrupt */
+ VECTAB_ENTRY(TIM3_IRQ), /*!< TIM3 global Interrupt */
+ VECTAB_ENTRY(I2C1_EV_IRQ), /*!< I2C1 Event Interrupt */
+ VECTAB_ENTRY(I2C1_ER_IRQ), /*!< I2C1 Error Interrupt */
+ VECTAB_ENTRY(SPI1_IRQ), /*!< SPI1 global Interrupt */
+ VECTAB_ENTRY(USART1_IRQ), /*!< USART1 global Interrupt */
+ VECTAB_ENTRY(USART2_IRQ), /*!< USART2 global Interrupt */
+ VECTAB_ENTRY(EXTI15_10_IRQ), /*!< External Line[15:10] Interrupts */
+ VECTAB_ENTRY(RTCAlarm_IRQ), /*!< RTC Alarm through EXTI Line Interrupt */
+ VECTAB_ENTRY(CEC_IRQ), /*!< HDMI-CEC Interrupt */
+ VECTAB_ENTRY(TIM6_DAC_IRQ), /*!< TIM6 and DAC underrun Interrupt */
+ VECTAB_ENTRY(TIM7_IRQ), /*!< TIM7 Interrupt */
+#endif /* STM32F10X_LD_VL */
+
+#ifdef STM32F10X_MD
+ VECTAB_ENTRY(ADC1_2_IRQ), /*!< ADC1 and ADC2 global Interrupt */
+ VECTAB_ENTRY(USB_HP_CAN1_TX_IRQ), /*!< USB Device High Priority or CAN1 TX Interrupts */
+ VECTAB_ENTRY(USB_LP_CAN1_RX0_IRQ), /*!< USB Device Low Priority or CAN1 RX0 Interrupts */
+ VECTAB_ENTRY(CAN1_RX1_IRQ), /*!< CAN1 RX1 Interrupt */
+ VECTAB_ENTRY(CAN1_SCE_IRQ), /*!< CAN1 SCE Interrupt */
+ VECTAB_ENTRY(EXTI9_5_IRQ), /*!< External Line[9:5] Interrupts */
+ VECTAB_ENTRY(TIM1_BRK_IRQ), /*!< TIM1 Break Interrupt */
+ VECTAB_ENTRY(TIM1_UP_IRQ), /*!< TIM1 Update Interrupt */
+ VECTAB_ENTRY(TIM1_TRG_COM_IRQ), /*!< TIM1 Trigger and Commutation Interrupt */
+ VECTAB_ENTRY(TIM1_CC_IRQ), /*!< TIM1 Capture Compare Interrupt */
+ VECTAB_ENTRY(TIM2_IRQ), /*!< TIM2 global Interrupt */
+ VECTAB_ENTRY(TIM3_IRQ), /*!< TIM3 global Interrupt */
+ VECTAB_ENTRY(TIM4_IRQ), /*!< TIM4 global Interrupt */
+ VECTAB_ENTRY(I2C1_EV_IRQ), /*!< I2C1 Event Interrupt */
+ VECTAB_ENTRY(I2C1_ER_IRQ), /*!< I2C1 Error Interrupt */
+ VECTAB_ENTRY(I2C2_EV_IRQ), /*!< I2C2 Event Interrupt */
+ VECTAB_ENTRY(I2C2_ER_IRQ), /*!< I2C2 Error Interrupt */
+ VECTAB_ENTRY(SPI1_IRQ), /*!< SPI1 global Interrupt */
+ VECTAB_ENTRY(SPI2_IRQ), /*!< SPI2 global Interrupt */
+ VECTAB_ENTRY(USART1_IRQ), /*!< USART1 global Interrupt */
+ VECTAB_ENTRY(USART2_IRQ), /*!< USART2 global Interrupt */
+ VECTAB_ENTRY(USART3_IRQ), /*!< USART3 global Interrupt */
+ VECTAB_ENTRY(EXTI15_10_IRQ), /*!< External Line[15:10] Interrupts */
+ VECTAB_ENTRY(RTCAlarm_IRQ), /*!< RTC Alarm through EXTI Line Interrupt */
+ VECTAB_ENTRY(USBWakeUp_IRQ), /*!< USB Device WakeUp from suspend through EXTI Line Interrupt */
+#endif /* STM32F10X_MD */
+
+#ifdef STM32F10X_MD_VL
+ VECTAB_ENTRY(ADC1_IRQ), /*!< ADC1 global Interrupt */
+ VECTAB_ENTRY(EXTI9_5_IRQ), /*!< External Line[9:5] Interrupts */
+ VECTAB_ENTRY(TIM1_BRK_TIM15_IRQ), /*!< TIM1 Break and TIM15 Interrupts */
+ VECTAB_ENTRY(TIM1_UP_TIM16_IRQ), /*!< TIM1 Update and TIM16 Interrupts */
+ VECTAB_ENTRY(TIM1_TRG_COM_TIM17_IRQ), /*!< TIM1 Trigger and Commutation and TIM17 Interrupt */
+ VECTAB_ENTRY(TIM1_CC_IRQ), /*!< TIM1 Capture Compare Interrupt */
+ VECTAB_ENTRY(TIM2_IRQ), /*!< TIM2 global Interrupt */
+ VECTAB_ENTRY(TIM3_IRQ), /*!< TIM3 global Interrupt */
+ VECTAB_ENTRY(TIM4_IRQ), /*!< TIM4 global Interrupt */
+ VECTAB_ENTRY(I2C1_EV_IRQ), /*!< I2C1 Event Interrupt */
+ VECTAB_ENTRY(I2C1_ER_IRQ), /*!< I2C1 Error Interrupt */
+ VECTAB_ENTRY(I2C2_EV_IRQ), /*!< I2C2 Event Interrupt */
+ VECTAB_ENTRY(I2C2_ER_IRQ), /*!< I2C2 Error Interrupt */
+ VECTAB_ENTRY(SPI1_IRQ), /*!< SPI1 global Interrupt */
+ VECTAB_ENTRY(SPI2_IRQ), /*!< SPI2 global Interrupt */
+ VECTAB_ENTRY(USART1_IRQ), /*!< USART1 global Interrupt */
+ VECTAB_ENTRY(USART2_IRQ), /*!< USART2 global Interrupt */
+ VECTAB_ENTRY(USART3_IRQ), /*!< USART3 global Interrupt */
+ VECTAB_ENTRY(EXTI15_10_IRQ), /*!< External Line[15:10] Interrupts */
+ VECTAB_ENTRY(RTCAlarm_IRQ), /*!< RTC Alarm through EXTI Line Interrupt */
+ VECTAB_ENTRY(CEC_IRQ), /*!< HDMI-CEC Interrupt */
+ VECTAB_ENTRY(TIM6_DAC_IRQ), /*!< TIM6 and DAC underrun Interrupt */
+ VECTAB_ENTRY(TIM7_IRQ), /*!< TIM7 Interrupt */
+#endif /* STM32F10X_MD_VL */
+
+#ifdef STM32F10X_HD
+ VECTAB_ENTRY(ADC1_2_IRQ), /*!< ADC1 and ADC2 global Interrupt */
+ VECTAB_ENTRY(USB_HP_CAN1_TX_IRQ), /*!< USB Device High Priority or CAN1 TX Interrupts */
+ VECTAB_ENTRY(USB_LP_CAN1_RX0_IRQ), /*!< USB Device Low Priority or CAN1 RX0 Interrupts */
+ VECTAB_ENTRY(CAN1_RX1_IRQ), /*!< CAN1 RX1 Interrupt */
+ VECTAB_ENTRY(CAN1_SCE_IRQ), /*!< CAN1 SCE Interrupt */
+ VECTAB_ENTRY(EXTI9_5_IRQ), /*!< External Line[9:5] Interrupts */
+ VECTAB_ENTRY(TIM1_BRK_IRQ), /*!< TIM1 Break Interrupt */
+ VECTAB_ENTRY(TIM1_UP_IRQ), /*!< TIM1 Update Interrupt */
+ VECTAB_ENTRY(TIM1_TRG_COM_IRQ), /*!< TIM1 Trigger and Commutation Interrupt */
+ VECTAB_ENTRY(TIM1_CC_IRQ), /*!< TIM1 Capture Compare Interrupt */
+ VECTAB_ENTRY(TIM2_IRQ), /*!< TIM2 global Interrupt */
+ VECTAB_ENTRY(TIM3_IRQ), /*!< TIM3 global Interrupt */
+ VECTAB_ENTRY(TIM4_IRQ), /*!< TIM4 global Interrupt */
+ VECTAB_ENTRY(I2C1_EV_IRQ), /*!< I2C1 Event Interrupt */
+ VECTAB_ENTRY(I2C1_ER_IRQ), /*!< I2C1 Error Interrupt */
+ VECTAB_ENTRY(I2C2_EV_IRQ), /*!< I2C2 Event Interrupt */
+ VECTAB_ENTRY(I2C2_ER_IRQ), /*!< I2C2 Error Interrupt */
+ VECTAB_ENTRY(SPI1_IRQ), /*!< SPI1 global Interrupt */
+ VECTAB_ENTRY(SPI2_IRQ), /*!< SPI2 global Interrupt */
+ VECTAB_ENTRY(USART1_IRQ), /*!< USART1 global Interrupt */
+ VECTAB_ENTRY(USART2_IRQ), /*!< USART2 global Interrupt */
+ VECTAB_ENTRY(USART3_IRQ), /*!< USART3 global Interrupt */
+ VECTAB_ENTRY(EXTI15_10_IRQ), /*!< External Line[15:10] Interrupts */
+ VECTAB_ENTRY(RTCAlarm_IRQ), /*!< RTC Alarm through EXTI Line Interrupt */
+ VECTAB_ENTRY(USBWakeUp_IRQ), /*!< USB Device WakeUp from suspend through EXTI Line Interrupt */
+ VECTAB_ENTRY(TIM8_BRK_IRQ), /*!< TIM8 Break Interrupt */
+ VECTAB_ENTRY(TIM8_UP_IRQ), /*!< TIM8 Update Interrupt */
+ VECTAB_ENTRY(TIM8_TRG_COM_IRQ), /*!< TIM8 Trigger and Commutation Interrupt */
+ VECTAB_ENTRY(TIM8_CC_IRQ), /*!< TIM8 Capture Compare Interrupt */
+ VECTAB_ENTRY(ADC3_IRQ), /*!< ADC3 global Interrupt */
+ VECTAB_ENTRY(FSMC_IRQ), /*!< FSMC global Interrupt */
+ VECTAB_ENTRY(SDIO_IRQ), /*!< SDIO global Interrupt */
+ VECTAB_ENTRY(TIM5_IRQ), /*!< TIM5 global Interrupt */
+ VECTAB_ENTRY(SPI3_IRQ), /*!< SPI3 global Interrupt */
+ VECTAB_ENTRY(UART4_IRQ), /*!< UART4 global Interrupt */
+ VECTAB_ENTRY(UART5_IRQ), /*!< UART5 global Interrupt */
+ VECTAB_ENTRY(TIM6_IRQ), /*!< TIM6 global Interrupt */
+ VECTAB_ENTRY(TIM7_IRQ), /*!< TIM7 global Interrupt */
+ VECTAB_ENTRY(DMA2_Channel1_IRQ), /*!< DMA2 Channel 1 global Interrupt */
+ VECTAB_ENTRY(DMA2_Channel2_IRQ), /*!< DMA2 Channel 2 global Interrupt */
+ VECTAB_ENTRY(DMA2_Channel3_IRQ), /*!< DMA2 Channel 3 global Interrupt */
+ VECTAB_ENTRY(DMA2_Channel4_5_IRQ), /*!< DMA2 Channel 4 and Channel 5 global Interrupt */
+#endif /* STM32F10X_HD */
+
+#ifdef STM32F10X_HD_VL
+ VECTAB_ENTRY(ADC1_IRQ), /*!< ADC1 global Interrupt */
+ VECTAB_ENTRY(EXTI9_5_IRQ), /*!< External Line[9:5] Interrupts */
+ VECTAB_ENTRY(TIM1_BRK_TIM15_IRQ), /*!< TIM1 Break and TIM15 Interrupts */
+ VECTAB_ENTRY(TIM1_UP_TIM16_IRQ), /*!< TIM1 Update and TIM16 Interrupts */
+ VECTAB_ENTRY(TIM1_TRG_COM_TIM17_IRQ), /*!< TIM1 Trigger and Commutation and TIM17 Interrupt */
+ VECTAB_ENTRY(TIM1_CC_IRQ), /*!< TIM1 Capture Compare Interrupt */
+ VECTAB_ENTRY(TIM2_IRQ), /*!< TIM2 global Interrupt */
+ VECTAB_ENTRY(TIM3_IRQ), /*!< TIM3 global Interrupt */
+ VECTAB_ENTRY(TIM4_IRQ), /*!< TIM4 global Interrupt */
+ VECTAB_ENTRY(I2C1_EV_IRQ), /*!< I2C1 Event Interrupt */
+ VECTAB_ENTRY(I2C1_ER_IRQ), /*!< I2C1 Error Interrupt */
+ VECTAB_ENTRY(I2C2_EV_IRQ), /*!< I2C2 Event Interrupt */
+ VECTAB_ENTRY(I2C2_ER_IRQ), /*!< I2C2 Error Interrupt */
+ VECTAB_ENTRY(SPI1_IRQ), /*!< SPI1 global Interrupt */
+ VECTAB_ENTRY(SPI2_IRQ), /*!< SPI2 global Interrupt */
+ VECTAB_ENTRY(USART1_IRQ), /*!< USART1 global Interrupt */
+ VECTAB_ENTRY(USART2_IRQ), /*!< USART2 global Interrupt */
+ VECTAB_ENTRY(USART3_IRQ), /*!< USART3 global Interrupt */
+ VECTAB_ENTRY(EXTI15_10_IRQ), /*!< External Line[15:10] Interrupts */
+ VECTAB_ENTRY(RTCAlarm_IRQ), /*!< RTC Alarm through EXTI Line Interrupt */
+ VECTAB_ENTRY(CEC_IRQ), /*!< HDMI-CEC Interrupt */
+ VECTAB_ENTRY(TIM12_IRQ), /*!< TIM12 global Interrupt */
+ VECTAB_ENTRY(TIM13_IRQ), /*!< TIM13 global Interrupt */
+ VECTAB_ENTRY(TIM14_IRQ), /*!< TIM14 global Interrupt */
+ VECTAB_ENTRY(FSMC_IRQ), /*!< FSMC global Interrupt */
+ VECTAB_ENTRY(TIM5_IRQ), /*!< TIM5 global Interrupt */
+ VECTAB_ENTRY(SPI3_IRQ), /*!< SPI3 global Interrupt */
+ VECTAB_ENTRY(UART4_IRQ), /*!< UART4 global Interrupt */
+ VECTAB_ENTRY(UART5_IRQ), /*!< UART5 global Interrupt */
+ VECTAB_ENTRY(TIM6_DAC_IRQ), /*!< TIM6 and DAC underrun Interrupt */
+ VECTAB_ENTRY(TIM7_IRQ), /*!< TIM7 Interrupt */
+ VECTAB_ENTRY(DMA2_Channel1_IRQ), /*!< DMA2 Channel 1 global Interrupt */
+ VECTAB_ENTRY(DMA2_Channel2_IRQ), /*!< DMA2 Channel 2 global Interrupt */
+ VECTAB_ENTRY(DMA2_Channel3_IRQ), /*!< DMA2 Channel 3 global Interrupt */
+ VECTAB_ENTRY(DMA2_Channel4_5_IRQ), /*!< DMA2 Channel 4 and Channel 5 global Interrupt */
+ VECTAB_ENTRY(DMA2_Channel5_IRQ), /*!< DMA2 Channel 5 global Interrupt (DMA2 Channel 5 is
+ mapped at postion 60 only if the MISC_REMAP bit in
+ the AFIO_MAPR2 register is set) */
+#endif /* STM32F10X_HD_VL */
+
+#ifdef STM32F10X_XL
+ VECTAB_ENTRY(ADC1_2_IRQ), /*!< ADC1 and ADC2 global Interrupt */
+ VECTAB_ENTRY(USB_HP_CAN1_TX_IRQ), /*!< USB Device High Priority or CAN1 TX Interrupts */
+ VECTAB_ENTRY(USB_LP_CAN1_RX0_IRQ), /*!< USB Device Low Priority or CAN1 RX0 Interrupts */
+ VECTAB_ENTRY(CAN1_RX1_IRQ), /*!< CAN1 RX1 Interrupt */
+ VECTAB_ENTRY(CAN1_SCE_IRQ), /*!< CAN1 SCE Interrupt */
+ VECTAB_ENTRY(EXTI9_5_IRQ), /*!< External Line[9:5] Interrupts */
+ VECTAB_ENTRY(TIM1_BRK_TIM9_IRQ), /*!< TIM1 Break Interrupt and TIM9 global Interrupt */
+ VECTAB_ENTRY(TIM1_UP_TIM10_IRQ), /*!< TIM1 Update Interrupt and TIM10 global Interrupt */
+ VECTAB_ENTRY(TIM1_TRG_COM_TIM11_IRQ), /*!< TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */
+ VECTAB_ENTRY(TIM1_CC_IRQ), /*!< TIM1 Capture Compare Interrupt */
+ VECTAB_ENTRY(TIM2_IRQ), /*!< TIM2 global Interrupt */
+ VECTAB_ENTRY(TIM3_IRQ), /*!< TIM3 global Interrupt */
+ VECTAB_ENTRY(TIM4_IRQ), /*!< TIM4 global Interrupt */
+ VECTAB_ENTRY(I2C1_EV_IRQ), /*!< I2C1 Event Interrupt */
+ VECTAB_ENTRY(I2C1_ER_IRQ), /*!< I2C1 Error Interrupt */
+ VECTAB_ENTRY(I2C2_EV_IRQ), /*!< I2C2 Event Interrupt */
+ VECTAB_ENTRY(I2C2_ER_IRQ), /*!< I2C2 Error Interrupt */
+ VECTAB_ENTRY(SPI1_IRQ), /*!< SPI1 global Interrupt */
+ VECTAB_ENTRY(SPI2_IRQ), /*!< SPI2 global Interrupt */
+ VECTAB_ENTRY(USART1_IRQ), /*!< USART1 global Interrupt */
+ VECTAB_ENTRY(USART2_IRQ), /*!< USART2 global Interrupt */
+ VECTAB_ENTRY(USART3_IRQ), /*!< USART3 global Interrupt */
+ VECTAB_ENTRY(EXTI15_10_IRQ), /*!< External Line[15:10] Interrupts */
+ VECTAB_ENTRY(RTCAlarm_IRQ), /*!< RTC Alarm through EXTI Line Interrupt */
+ VECTAB_ENTRY(USBWakeUp_IRQ), /*!< USB Device WakeUp from suspend through EXTI Line Interrupt */
+ VECTAB_ENTRY(TIM8_BRK_TIM12_IRQ), /*!< TIM8 Break Interrupt and TIM12 global Interrupt */
+ VECTAB_ENTRY(TIM8_UP_TIM13_IRQ), /*!< TIM8 Update Interrupt and TIM13 global Interrupt */
+ VECTAB_ENTRY(TIM8_TRG_COM_TIM14_IRQ), /*!< TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt */
+ VECTAB_ENTRY(TIM8_CC_IRQ), /*!< TIM8 Capture Compare Interrupt */
+ VECTAB_ENTRY(ADC3_IRQ), /*!< ADC3 global Interrupt */
+ VECTAB_ENTRY(FSMC_IRQ), /*!< FSMC global Interrupt */
+ VECTAB_ENTRY(SDIO_IRQ), /*!< SDIO global Interrupt */
+ VECTAB_ENTRY(TIM5_IRQ), /*!< TIM5 global Interrupt */
+ VECTAB_ENTRY(SPI3_IRQ), /*!< SPI3 global Interrupt */
+ VECTAB_ENTRY(UART4_IRQ), /*!< UART4 global Interrupt */
+ VECTAB_ENTRY(UART5_IRQ), /*!< UART5 global Interrupt */
+ VECTAB_ENTRY(TIM6_IRQ), /*!< TIM6 global Interrupt */
+ VECTAB_ENTRY(TIM7_IRQ), /*!< TIM7 global Interrupt */
+ VECTAB_ENTRY(DMA2_Channel1_IRQ), /*!< DMA2 Channel 1 global Interrupt */
+ VECTAB_ENTRY(DMA2_Channel2_IRQ), /*!< DMA2 Channel 2 global Interrupt */
+ VECTAB_ENTRY(DMA2_Channel3_IRQ), /*!< DMA2 Channel 3 global Interrupt */
+ VECTAB_ENTRY(DMA2_Channel4_5_IRQ), /*!< DMA2 Channel 4 and Channel 5 global Interrupt */
+#endif /* STM32F10X_XL */
+
+#ifdef STM32F10X_CL
+ VECTAB_ENTRY(ADC1_2_IRQ), /*!< ADC1 and ADC2 global Interrupt */
+ VECTAB_ENTRY(CAN1_TX_IRQ), /*!< USB Device High Priority or CAN1 TX Interrupts */
+ VECTAB_ENTRY(CAN1_RX0_IRQ), /*!< USB Device Low Priority or CAN1 RX0 Interrupts */
+ VECTAB_ENTRY(CAN1_RX1_IRQ), /*!< CAN1 RX1 Interrupt */
+ VECTAB_ENTRY(CAN1_SCE_IRQ), /*!< CAN1 SCE Interrupt */
+ VECTAB_ENTRY(EXTI9_5_IRQ), /*!< External Line[9:5] Interrupts */
+ VECTAB_ENTRY(TIM1_BRK_IRQ), /*!< TIM1 Break Interrupt */
+ VECTAB_ENTRY(TIM1_UP_IRQ), /*!< TIM1 Update Interrupt */
+ VECTAB_ENTRY(TIM1_TRG_COM_IRQ), /*!< TIM1 Trigger and Commutation Interrupt */
+ VECTAB_ENTRY(TIM1_CC_IRQ), /*!< TIM1 Capture Compare Interrupt */
+ VECTAB_ENTRY(TIM2_IRQ), /*!< TIM2 global Interrupt */
+ VECTAB_ENTRY(TIM3_IRQ), /*!< TIM3 global Interrupt */
+ VECTAB_ENTRY(TIM4_IRQ), /*!< TIM4 global Interrupt */
+ VECTAB_ENTRY(I2C1_EV_IRQ), /*!< I2C1 Event Interrupt */
+ VECTAB_ENTRY(I2C1_ER_IRQ), /*!< I2C1 Error Interrupt */
+ VECTAB_ENTRY(I2C2_EV_IRQ), /*!< I2C2 Event Interrupt */
+ VECTAB_ENTRY(I2C2_ER_IRQ), /*!< I2C2 Error Interrupt */
+ VECTAB_ENTRY(SPI1_IRQ), /*!< SPI1 global Interrupt */
+ VECTAB_ENTRY(SPI2_IRQ), /*!< SPI2 global Interrupt */
+ VECTAB_ENTRY(USART1_IRQ), /*!< USART1 global Interrupt */
+ VECTAB_ENTRY(USART2_IRQ), /*!< USART2 global Interrupt */
+ VECTAB_ENTRY(USART3_IRQ), /*!< USART3 global Interrupt */
+ VECTAB_ENTRY(EXTI15_10_IRQ), /*!< External Line[15:10] Interrupts */
+ VECTAB_ENTRY(RTCAlarm_IRQ), /*!< RTC Alarm through EXTI Line Interrupt */
+ VECTAB_ENTRY(OTG_FS_WKUP_IRQ), /*!< USB OTG FS WakeUp from suspend through EXTI Line Interrupt */
+ VECTAB_ENTRY(TIM5_IRQ), /*!< TIM5 global Interrupt */
+ VECTAB_ENTRY(SPI3_IRQ), /*!< SPI3 global Interrupt */
+ VECTAB_ENTRY(UART4_IRQ), /*!< UART4 global Interrupt */
+ VECTAB_ENTRY(UART5_IRQ), /*!< UART5 global Interrupt */
+ VECTAB_ENTRY(TIM6_IRQ), /*!< TIM6 global Interrupt */
+ VECTAB_ENTRY(TIM7_IRQ), /*!< TIM7 global Interrupt */
+ VECTAB_ENTRY(DMA2_Channel1_IRQ), /*!< DMA2 Channel 1 global Interrupt */
+ VECTAB_ENTRY(DMA2_Channel2_IRQ), /*!< DMA2 Channel 2 global Interrupt */
+ VECTAB_ENTRY(DMA2_Channel3_IRQ), /*!< DMA2 Channel 3 global Interrupt */
+ VECTAB_ENTRY(DMA2_Channel4_IRQ), /*!< DMA2 Channel 4 global Interrupt */
+ VECTAB_ENTRY(DMA2_Channel5_IRQ), /*!< DMA2 Channel 5 global Interrupt */
+ VECTAB_ENTRY(ETH_IRQ), /*!< Ethernet global Interrupt */
+ VECTAB_ENTRY(ETH_WKUP_IRQ), /*!< Ethernet Wakeup through EXTI line Interrupt */
+ VECTAB_ENTRY(CAN2_TX_IRQ), /*!< CAN2 TX Interrupt */
+ VECTAB_ENTRY(CAN2_RX0_IRQ), /*!< CAN2 RX0 Interrupt */
+ VECTAB_ENTRY(CAN2_RX1_IRQ), /*!< CAN2 RX1 Interrupt */
+ VECTAB_ENTRY(CAN2_SCE_IRQ), /*!< CAN2 SCE Interrupt */
+ VECTAB_ENTRY(OTG_FS_IRQ), /*!< USB OTG FS global Interrupt */
+#endif /* STM32F10X_CL */
+};
+