blob: e21dd668125143536819a9638247533825ae9d10 [file] [log] [blame]
/****************************************************************************
*
* (C)Copyright 2005 - 2010 Marvell. All Rights Reserved.
*
* THIS IS UNPUBLISHED PROPRIETARY SOURCE CODE OF MARVELL.
* The copyright notice above does not evidence any actual or intended
* publication of such source code. This Module contains Proprietary
* Information of Marvell and should be treated as Confidential. The
* information in this file is provided for the exclusive use of the
* licensees of Marvell. Such users have the right to use, modify, and
* incorporate this code into products for purposes authorized by the
* license agreement provided they include this notice and the associated
* copyright notice with any such product.
*
* The information in this file is provided "AS IS" without warranty.
*
***************************************************************************/
#ifndef SECURITY_CALL_BACK_H
#define SECURITY_CALL_BACK_H
#if (FPGA)
#define SCB_Entry_Addr 0x00000040 // DEBUG address when ROM is run from DDR
#else
#define SCB_Entry_Addr 0xffe00040 // Actual BootRom Entry address
#endif
#define SCB_InitializeSecurity_Addr (SCB_Entry_Addr + 0x0)
#define SCB_SHAMessageDigest_Addr (SCB_Entry_Addr + 0x4)
#define SCB_PKCS_DSA_Verify_Addr (SCB_Entry_Addr + 0x8)
#define SCB_ECCP_DSA_Verify_Addr (SCB_Entry_Addr + 0xC)
#define SCB_Get_Nonce_Addr (SCB_Entry_Addr + 0x10)
#define SCB_Get_NonceBitLen_Addr (SCB_Entry_Addr + 0x14)
#define SCB_HMAC_KEY_GEN_Addr (SCB_Entry_Addr + 0x18)
#define SCB_HMAC_Addr (SCB_Entry_Addr + 0x1C)
#endif