blob: 512f8899dcbbdb59d5ef0c5758c99bed214a44f1 [file] [log] [blame]
b.liue9582032025-04-17 19:18:16 +08001// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * wm8960.c -- WM8960 ALSA SoC Audio driver
4 *
5 * Copyright 2007-11 Wolfson Microelectronics, plc
6 *
7 * Author: Liam Girdwood
8 */
9
10#include <linux/module.h>
11#include <linux/moduleparam.h>
12#include <linux/init.h>
13#include <linux/delay.h>
14#include <linux/pm.h>
15#include <linux/clk.h>
16#include <linux/i2c.h>
17#include <linux/slab.h>
18#include <sound/core.h>
19#include <sound/pcm.h>
20#include <sound/pcm_params.h>
21#include <sound/soc.h>
22#include <sound/initval.h>
23#include <sound/tlv.h>
24#include <sound/wm8960.h>
25
26#include "wm8960.h"
27
28/* R25 - Power 1 */
29#define WM8960_VMID_MASK 0x180
30#define WM8960_VREF 0x40
31
32/* R26 - Power 2 */
33#define WM8960_PWR2_LOUT1 0x40
34#define WM8960_PWR2_ROUT1 0x20
35#define WM8960_PWR2_OUT3 0x02
36
37/* R28 - Anti-pop 1 */
38#define WM8960_POBCTRL 0x80
39#define WM8960_BUFDCOPEN 0x10
40#define WM8960_BUFIOEN 0x08
41#define WM8960_SOFT_ST 0x04
42#define WM8960_HPSTBY 0x01
43
44/* R29 - Anti-pop 2 */
45#define WM8960_DISOP 0x40
46#define WM8960_DRES_MASK 0x30
47
48static bool is_pll_freq_available(unsigned int source, unsigned int target);
49static int wm8960_set_pll(struct snd_soc_component *component,
50 unsigned int freq_in, unsigned int freq_out);
51/*
52 * wm8960 register cache
53 * We can't read the WM8960 register space when we are
54 * using 2 wire for device control, so we cache them instead.
55 */
56static const struct reg_default wm8960_reg_defaults[] = {
57 { 0x0, 0x00a7 },
58 { 0x1, 0x00a7 },
59 { 0x2, 0x0000 },
60 { 0x3, 0x0000 },
61 { 0x4, 0x0000 },
62 { 0x5, 0x0008 },
63 { 0x6, 0x0000 },
64 { 0x7, 0x000a },
65 { 0x8, 0x01c0 },
66 { 0x9, 0x0000 },
67 { 0xa, 0x00ff },
68 { 0xb, 0x00ff },
69
70 { 0x10, 0x0000 },
71 { 0x11, 0x007b },
72 { 0x12, 0x0100 },
73 { 0x13, 0x0032 },
74 { 0x14, 0x0000 },
75 { 0x15, 0x00c3 },
76 { 0x16, 0x00c3 },
77 { 0x17, 0x01c0 },
78 { 0x18, 0x0000 },
79 { 0x19, 0x0000 },
80 { 0x1a, 0x0000 },
81 { 0x1b, 0x0000 },
82 { 0x1c, 0x0000 },
83 { 0x1d, 0x0000 },
84
85 { 0x20, 0x0100 },
86 { 0x21, 0x0100 },
87 { 0x22, 0x0050 },
88
89 { 0x25, 0x0050 },
90 { 0x26, 0x0000 },
91 { 0x27, 0x0000 },
92 { 0x28, 0x0000 },
93 { 0x29, 0x0000 },
94 { 0x2a, 0x0040 },
95 { 0x2b, 0x0000 },
96 { 0x2c, 0x0000 },
97 { 0x2d, 0x0050 },
98 { 0x2e, 0x0050 },
99 { 0x2f, 0x0000 },
100 { 0x30, 0x0002 },
101 { 0x31, 0x0037 },
102
103 { 0x33, 0x0080 },
104 { 0x34, 0x0008 },
105 { 0x35, 0x0031 },
106 { 0x36, 0x0026 },
107 { 0x37, 0x00e9 },
108};
109
110static bool wm8960_volatile(struct device *dev, unsigned int reg)
111{
112 switch (reg) {
113 case WM8960_RESET:
114 return true;
115 default:
116 return false;
117 }
118}
119
120struct wm8960_priv {
121 struct clk *mclk;
122 struct regmap *regmap;
123 int (*set_bias_level)(struct snd_soc_component *,
124 enum snd_soc_bias_level level);
125 struct snd_soc_dapm_widget *lout1;
126 struct snd_soc_dapm_widget *rout1;
127 struct snd_soc_dapm_widget *out3;
128 bool deemph;
129 int lrclk;
130 int bclk;
131 int sysclk;
132 int clk_id;
133 int freq_in;
134 bool is_stream_in_use[2];
135 struct wm8960_data pdata;
136};
137
138#define wm8960_reset(c) regmap_write(c, WM8960_RESET, 0)
139
140/* enumerated controls */
141static const char *wm8960_polarity[] = {"No Inversion", "Left Inverted",
142 "Right Inverted", "Stereo Inversion"};
143static const char *wm8960_3d_upper_cutoff[] = {"High", "Low"};
144static const char *wm8960_3d_lower_cutoff[] = {"Low", "High"};
145static const char *wm8960_alcfunc[] = {"Off", "Right", "Left", "Stereo"};
146static const char *wm8960_alcmode[] = {"ALC", "Limiter"};
147static const char *wm8960_adc_data_output_sel[] = {
148 "Left Data = Left ADC; Right Data = Right ADC",
149 "Left Data = Left ADC; Right Data = Left ADC",
150 "Left Data = Right ADC; Right Data = Right ADC",
151 "Left Data = Right ADC; Right Data = Left ADC",
152};
153static const char *wm8960_dmonomix[] = {"Stereo", "Mono"};
154
155static const struct soc_enum wm8960_enum[] = {
156 SOC_ENUM_SINGLE(WM8960_DACCTL1, 5, 4, wm8960_polarity),
157 SOC_ENUM_SINGLE(WM8960_DACCTL2, 5, 4, wm8960_polarity),
158 SOC_ENUM_SINGLE(WM8960_3D, 6, 2, wm8960_3d_upper_cutoff),
159 SOC_ENUM_SINGLE(WM8960_3D, 5, 2, wm8960_3d_lower_cutoff),
160 SOC_ENUM_SINGLE(WM8960_ALC1, 7, 4, wm8960_alcfunc),
161 SOC_ENUM_SINGLE(WM8960_ALC3, 8, 2, wm8960_alcmode),
162 SOC_ENUM_SINGLE(WM8960_ADDCTL1, 2, 4, wm8960_adc_data_output_sel),
163 SOC_ENUM_SINGLE(WM8960_ADDCTL1, 4, 2, wm8960_dmonomix),
164};
165
166static const int deemph_settings[] = { 0, 32000, 44100, 48000 };
167
168static int wm8960_set_deemph(struct snd_soc_component *component)
169{
170 struct wm8960_priv *wm8960 = snd_soc_component_get_drvdata(component);
171 int val, i, best;
172
173 /* If we're using deemphasis select the nearest available sample
174 * rate.
175 */
176 if (wm8960->deemph) {
177 best = 1;
178 for (i = 2; i < ARRAY_SIZE(deemph_settings); i++) {
179 if (abs(deemph_settings[i] - wm8960->lrclk) <
180 abs(deemph_settings[best] - wm8960->lrclk))
181 best = i;
182 }
183
184 val = best << 1;
185 } else {
186 val = 0;
187 }
188
189 dev_dbg(component->dev, "Set deemphasis %d\n", val);
190
191 return snd_soc_component_update_bits(component, WM8960_DACCTL1,
192 0x6, val);
193}
194
195static int wm8960_get_deemph(struct snd_kcontrol *kcontrol,
196 struct snd_ctl_elem_value *ucontrol)
197{
198 struct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol);
199 struct wm8960_priv *wm8960 = snd_soc_component_get_drvdata(component);
200
201 ucontrol->value.integer.value[0] = wm8960->deemph;
202 return 0;
203}
204
205static int wm8960_put_deemph(struct snd_kcontrol *kcontrol,
206 struct snd_ctl_elem_value *ucontrol)
207{
208 struct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol);
209 struct wm8960_priv *wm8960 = snd_soc_component_get_drvdata(component);
210 unsigned int deemph = ucontrol->value.integer.value[0];
211
212 if (deemph > 1)
213 return -EINVAL;
214
215 wm8960->deemph = deemph;
216
217 return wm8960_set_deemph(component);
218}
219
220static const DECLARE_TLV_DB_SCALE(adc_tlv, -9750, 50, 1);
221static const DECLARE_TLV_DB_SCALE(inpga_tlv, -1725, 75, 0);
222static const DECLARE_TLV_DB_SCALE(dac_tlv, -12750, 50, 1);
223static const DECLARE_TLV_DB_SCALE(bypass_tlv, -2100, 300, 0);
224static const DECLARE_TLV_DB_SCALE(out_tlv, -12100, 100, 1);
225static const DECLARE_TLV_DB_SCALE(lineinboost_tlv, -1500, 300, 1);
226static const SNDRV_CTL_TLVD_DECLARE_DB_RANGE(micboost_tlv,
227 0, 1, TLV_DB_SCALE_ITEM(0, 1300, 0),
228 2, 3, TLV_DB_SCALE_ITEM(2000, 900, 0),
229);
230
231static const struct snd_kcontrol_new wm8960_snd_controls[] = {
232SOC_DOUBLE_R_TLV("Capture Volume", WM8960_LINVOL, WM8960_RINVOL,
233 0, 63, 0, inpga_tlv),
234SOC_DOUBLE_R("Capture Volume ZC Switch", WM8960_LINVOL, WM8960_RINVOL,
235 6, 1, 0),
236SOC_DOUBLE_R("Capture Switch", WM8960_LINVOL, WM8960_RINVOL,
237 7, 1, 1),
238
239SOC_SINGLE_TLV("Left Input Boost Mixer LINPUT3 Volume",
240 WM8960_INBMIX1, 4, 7, 0, lineinboost_tlv),
241SOC_SINGLE_TLV("Left Input Boost Mixer LINPUT2 Volume",
242 WM8960_INBMIX1, 1, 7, 0, lineinboost_tlv),
243SOC_SINGLE_TLV("Right Input Boost Mixer RINPUT3 Volume",
244 WM8960_INBMIX2, 4, 7, 0, lineinboost_tlv),
245SOC_SINGLE_TLV("Right Input Boost Mixer RINPUT2 Volume",
246 WM8960_INBMIX2, 1, 7, 0, lineinboost_tlv),
247SOC_SINGLE_TLV("Right Input Boost Mixer RINPUT1 Volume",
248 WM8960_RINPATH, 4, 3, 0, micboost_tlv),
249SOC_SINGLE_TLV("Left Input Boost Mixer LINPUT1 Volume",
250 WM8960_LINPATH, 4, 3, 0, micboost_tlv),
251
252SOC_DOUBLE_R_TLV("Playback Volume", WM8960_LDAC, WM8960_RDAC,
253 0, 255, 0, dac_tlv),
254
255SOC_DOUBLE_R_TLV("Headphone Playback Volume", WM8960_LOUT1, WM8960_ROUT1,
256 0, 127, 0, out_tlv),
257SOC_DOUBLE_R("Headphone Playback ZC Switch", WM8960_LOUT1, WM8960_ROUT1,
258 7, 1, 0),
259
260SOC_DOUBLE_R_TLV("Speaker Playback Volume", WM8960_LOUT2, WM8960_ROUT2,
261 0, 127, 0, out_tlv),
262SOC_DOUBLE_R("Speaker Playback ZC Switch", WM8960_LOUT2, WM8960_ROUT2,
263 7, 1, 0),
264SOC_SINGLE("Speaker DC Volume", WM8960_CLASSD3, 3, 5, 0),
265SOC_SINGLE("Speaker AC Volume", WM8960_CLASSD3, 0, 5, 0),
266
267SOC_SINGLE("PCM Playback -6dB Switch", WM8960_DACCTL1, 7, 1, 0),
268SOC_ENUM("ADC Polarity", wm8960_enum[0]),
269SOC_SINGLE("ADC High Pass Filter Switch", WM8960_DACCTL1, 0, 1, 0),
270
271SOC_ENUM("DAC Polarity", wm8960_enum[1]),
272SOC_SINGLE_BOOL_EXT("DAC Deemphasis Switch", 0,
273 wm8960_get_deemph, wm8960_put_deemph),
274
275SOC_ENUM("3D Filter Upper Cut-Off", wm8960_enum[2]),
276SOC_ENUM("3D Filter Lower Cut-Off", wm8960_enum[3]),
277SOC_SINGLE("3D Volume", WM8960_3D, 1, 15, 0),
278SOC_SINGLE("3D Switch", WM8960_3D, 0, 1, 0),
279
280SOC_ENUM("ALC Function", wm8960_enum[4]),
281SOC_SINGLE("ALC Max Gain", WM8960_ALC1, 4, 7, 0),
282SOC_SINGLE("ALC Target", WM8960_ALC1, 0, 15, 1),
283SOC_SINGLE("ALC Min Gain", WM8960_ALC2, 4, 7, 0),
284SOC_SINGLE("ALC Hold Time", WM8960_ALC2, 0, 15, 0),
285SOC_ENUM("ALC Mode", wm8960_enum[5]),
286SOC_SINGLE("ALC Decay", WM8960_ALC3, 4, 15, 0),
287SOC_SINGLE("ALC Attack", WM8960_ALC3, 0, 15, 0),
288
289SOC_SINGLE("Noise Gate Threshold", WM8960_NOISEG, 3, 31, 0),
290SOC_SINGLE("Noise Gate Switch", WM8960_NOISEG, 0, 1, 0),
291
292SOC_DOUBLE_R_TLV("ADC PCM Capture Volume", WM8960_LADC, WM8960_RADC,
293 0, 255, 0, adc_tlv),
294
295SOC_SINGLE_TLV("Left Output Mixer Boost Bypass Volume",
296 WM8960_BYPASS1, 4, 7, 1, bypass_tlv),
297SOC_SINGLE_TLV("Left Output Mixer LINPUT3 Volume",
298 WM8960_LOUTMIX, 4, 7, 1, bypass_tlv),
299SOC_SINGLE_TLV("Right Output Mixer Boost Bypass Volume",
300 WM8960_BYPASS2, 4, 7, 1, bypass_tlv),
301SOC_SINGLE_TLV("Right Output Mixer RINPUT3 Volume",
302 WM8960_ROUTMIX, 4, 7, 1, bypass_tlv),
303
304SOC_ENUM("ADC Data Output Select", wm8960_enum[6]),
305SOC_ENUM("DAC Mono Mix", wm8960_enum[7]),
306};
307
308static const struct snd_kcontrol_new wm8960_lin_boost[] = {
309SOC_DAPM_SINGLE("LINPUT2 Switch", WM8960_LINPATH, 6, 1, 0),
310SOC_DAPM_SINGLE("LINPUT3 Switch", WM8960_LINPATH, 7, 1, 0),
311SOC_DAPM_SINGLE("LINPUT1 Switch", WM8960_LINPATH, 8, 1, 0),
312};
313
314static const struct snd_kcontrol_new wm8960_lin[] = {
315SOC_DAPM_SINGLE("Boost Switch", WM8960_LINPATH, 3, 1, 0),
316};
317
318static const struct snd_kcontrol_new wm8960_rin_boost[] = {
319SOC_DAPM_SINGLE("RINPUT2 Switch", WM8960_RINPATH, 6, 1, 0),
320SOC_DAPM_SINGLE("RINPUT3 Switch", WM8960_RINPATH, 7, 1, 0),
321SOC_DAPM_SINGLE("RINPUT1 Switch", WM8960_RINPATH, 8, 1, 0),
322};
323
324static const struct snd_kcontrol_new wm8960_rin[] = {
325SOC_DAPM_SINGLE("Boost Switch", WM8960_RINPATH, 3, 1, 0),
326};
327
328static const struct snd_kcontrol_new wm8960_loutput_mixer[] = {
329SOC_DAPM_SINGLE("PCM Playback Switch", WM8960_LOUTMIX, 8, 1, 0),
330SOC_DAPM_SINGLE("LINPUT3 Switch", WM8960_LOUTMIX, 7, 1, 0),
331SOC_DAPM_SINGLE("Boost Bypass Switch", WM8960_BYPASS1, 7, 1, 0),
332};
333
334static const struct snd_kcontrol_new wm8960_routput_mixer[] = {
335SOC_DAPM_SINGLE("PCM Playback Switch", WM8960_ROUTMIX, 8, 1, 0),
336SOC_DAPM_SINGLE("RINPUT3 Switch", WM8960_ROUTMIX, 7, 1, 0),
337SOC_DAPM_SINGLE("Boost Bypass Switch", WM8960_BYPASS2, 7, 1, 0),
338};
339
340static const struct snd_kcontrol_new wm8960_mono_out[] = {
341SOC_DAPM_SINGLE("Left Switch", WM8960_MONOMIX1, 7, 1, 0),
342SOC_DAPM_SINGLE("Right Switch", WM8960_MONOMIX2, 7, 1, 0),
343};
344
345static const struct snd_soc_dapm_widget wm8960_dapm_widgets[] = {
346SND_SOC_DAPM_INPUT("LINPUT1"),
347SND_SOC_DAPM_INPUT("RINPUT1"),
348SND_SOC_DAPM_INPUT("LINPUT2"),
349SND_SOC_DAPM_INPUT("RINPUT2"),
350SND_SOC_DAPM_INPUT("LINPUT3"),
351SND_SOC_DAPM_INPUT("RINPUT3"),
352
353SND_SOC_DAPM_SUPPLY("MICB", WM8960_POWER1, 1, 0, NULL, 0),
354
355SND_SOC_DAPM_MIXER("Left Boost Mixer", WM8960_POWER1, 5, 0,
356 wm8960_lin_boost, ARRAY_SIZE(wm8960_lin_boost)),
357SND_SOC_DAPM_MIXER("Right Boost Mixer", WM8960_POWER1, 4, 0,
358 wm8960_rin_boost, ARRAY_SIZE(wm8960_rin_boost)),
359
360SND_SOC_DAPM_MIXER("Left Input Mixer", WM8960_POWER3, 5, 0,
361 wm8960_lin, ARRAY_SIZE(wm8960_lin)),
362SND_SOC_DAPM_MIXER("Right Input Mixer", WM8960_POWER3, 4, 0,
363 wm8960_rin, ARRAY_SIZE(wm8960_rin)),
364
365SND_SOC_DAPM_ADC("Left ADC", "Capture", WM8960_POWER1, 3, 0),
366SND_SOC_DAPM_ADC("Right ADC", "Capture", WM8960_POWER1, 2, 0),
367
368SND_SOC_DAPM_DAC("Left DAC", "Playback", WM8960_POWER2, 8, 0),
369SND_SOC_DAPM_DAC("Right DAC", "Playback", WM8960_POWER2, 7, 0),
370
371SND_SOC_DAPM_MIXER("Left Output Mixer", WM8960_POWER3, 3, 0,
372 &wm8960_loutput_mixer[0],
373 ARRAY_SIZE(wm8960_loutput_mixer)),
374SND_SOC_DAPM_MIXER("Right Output Mixer", WM8960_POWER3, 2, 0,
375 &wm8960_routput_mixer[0],
376 ARRAY_SIZE(wm8960_routput_mixer)),
377
378SND_SOC_DAPM_PGA("LOUT1 PGA", WM8960_POWER2, 6, 0, NULL, 0),
379SND_SOC_DAPM_PGA("ROUT1 PGA", WM8960_POWER2, 5, 0, NULL, 0),
380
381SND_SOC_DAPM_PGA("Left Speaker PGA", WM8960_POWER2, 4, 0, NULL, 0),
382SND_SOC_DAPM_PGA("Right Speaker PGA", WM8960_POWER2, 3, 0, NULL, 0),
383
384SND_SOC_DAPM_PGA("Right Speaker Output", WM8960_CLASSD1, 7, 0, NULL, 0),
385SND_SOC_DAPM_PGA("Left Speaker Output", WM8960_CLASSD1, 6, 0, NULL, 0),
386
387SND_SOC_DAPM_OUTPUT("SPK_LP"),
388SND_SOC_DAPM_OUTPUT("SPK_LN"),
389SND_SOC_DAPM_OUTPUT("HP_L"),
390SND_SOC_DAPM_OUTPUT("HP_R"),
391SND_SOC_DAPM_OUTPUT("SPK_RP"),
392SND_SOC_DAPM_OUTPUT("SPK_RN"),
393SND_SOC_DAPM_OUTPUT("OUT3"),
394};
395
396static const struct snd_soc_dapm_widget wm8960_dapm_widgets_out3[] = {
397SND_SOC_DAPM_MIXER("Mono Output Mixer", WM8960_POWER2, 1, 0,
398 &wm8960_mono_out[0],
399 ARRAY_SIZE(wm8960_mono_out)),
400};
401
402/* Represent OUT3 as a PGA so that it gets turned on with LOUT1/ROUT1 */
403static const struct snd_soc_dapm_widget wm8960_dapm_widgets_capless[] = {
404SND_SOC_DAPM_PGA("OUT3 VMID", WM8960_POWER2, 1, 0, NULL, 0),
405};
406
407static const struct snd_soc_dapm_route audio_paths[] = {
408 { "Left Boost Mixer", "LINPUT1 Switch", "LINPUT1" },
409 { "Left Boost Mixer", "LINPUT2 Switch", "LINPUT2" },
410 { "Left Boost Mixer", "LINPUT3 Switch", "LINPUT3" },
411
412 { "Left Input Mixer", "Boost Switch", "Left Boost Mixer" },
413 { "Left Input Mixer", "Boost Switch", "LINPUT1" }, /* Really Boost Switch */
414 { "Left Input Mixer", NULL, "LINPUT2" },
415 { "Left Input Mixer", NULL, "LINPUT3" },
416
417 { "Right Boost Mixer", "RINPUT1 Switch", "RINPUT1" },
418 { "Right Boost Mixer", "RINPUT2 Switch", "RINPUT2" },
419 { "Right Boost Mixer", "RINPUT3 Switch", "RINPUT3" },
420
421 { "Right Input Mixer", "Boost Switch", "Right Boost Mixer" },
422 { "Right Input Mixer", "Boost Switch", "RINPUT1" }, /* Really Boost Switch */
423 { "Right Input Mixer", NULL, "RINPUT2" },
424 { "Right Input Mixer", NULL, "RINPUT3" },
425
426 { "Left ADC", NULL, "Left Input Mixer" },
427 { "Right ADC", NULL, "Right Input Mixer" },
428
429 { "Left Output Mixer", "LINPUT3 Switch", "LINPUT3" },
430 { "Left Output Mixer", "Boost Bypass Switch", "Left Boost Mixer" },
431 { "Left Output Mixer", "PCM Playback Switch", "Left DAC" },
432
433 { "Right Output Mixer", "RINPUT3 Switch", "RINPUT3" },
434 { "Right Output Mixer", "Boost Bypass Switch", "Right Boost Mixer" },
435 { "Right Output Mixer", "PCM Playback Switch", "Right DAC" },
436
437 { "LOUT1 PGA", NULL, "Left Output Mixer" },
438 { "ROUT1 PGA", NULL, "Right Output Mixer" },
439
440 { "HP_L", NULL, "LOUT1 PGA" },
441 { "HP_R", NULL, "ROUT1 PGA" },
442
443 { "Left Speaker PGA", NULL, "Left Output Mixer" },
444 { "Right Speaker PGA", NULL, "Right Output Mixer" },
445
446 { "Left Speaker Output", NULL, "Left Speaker PGA" },
447 { "Right Speaker Output", NULL, "Right Speaker PGA" },
448
449 { "SPK_LN", NULL, "Left Speaker Output" },
450 { "SPK_LP", NULL, "Left Speaker Output" },
451 { "SPK_RN", NULL, "Right Speaker Output" },
452 { "SPK_RP", NULL, "Right Speaker Output" },
453};
454
455static const struct snd_soc_dapm_route audio_paths_out3[] = {
456 { "Mono Output Mixer", "Left Switch", "Left Output Mixer" },
457 { "Mono Output Mixer", "Right Switch", "Right Output Mixer" },
458
459 { "OUT3", NULL, "Mono Output Mixer", }
460};
461
462static const struct snd_soc_dapm_route audio_paths_capless[] = {
463 { "HP_L", NULL, "OUT3 VMID" },
464 { "HP_R", NULL, "OUT3 VMID" },
465
466 { "OUT3 VMID", NULL, "Left Output Mixer" },
467 { "OUT3 VMID", NULL, "Right Output Mixer" },
468};
469
470static int wm8960_add_widgets(struct snd_soc_component *component)
471{
472 struct wm8960_priv *wm8960 = snd_soc_component_get_drvdata(component);
473 struct wm8960_data *pdata = &wm8960->pdata;
474 struct snd_soc_dapm_context *dapm = snd_soc_component_get_dapm(component);
475 struct snd_soc_dapm_widget *w;
476
477 snd_soc_dapm_new_controls(dapm, wm8960_dapm_widgets,
478 ARRAY_SIZE(wm8960_dapm_widgets));
479
480 snd_soc_dapm_add_routes(dapm, audio_paths, ARRAY_SIZE(audio_paths));
481
482 /* In capless mode OUT3 is used to provide VMID for the
483 * headphone outputs, otherwise it is used as a mono mixer.
484 */
485 if (pdata && pdata->capless) {
486 snd_soc_dapm_new_controls(dapm, wm8960_dapm_widgets_capless,
487 ARRAY_SIZE(wm8960_dapm_widgets_capless));
488
489 snd_soc_dapm_add_routes(dapm, audio_paths_capless,
490 ARRAY_SIZE(audio_paths_capless));
491 } else {
492 snd_soc_dapm_new_controls(dapm, wm8960_dapm_widgets_out3,
493 ARRAY_SIZE(wm8960_dapm_widgets_out3));
494
495 snd_soc_dapm_add_routes(dapm, audio_paths_out3,
496 ARRAY_SIZE(audio_paths_out3));
497 }
498
499 /* We need to power up the headphone output stage out of
500 * sequence for capless mode. To save scanning the widget
501 * list each time to find the desired power state do so now
502 * and save the result.
503 */
504 list_for_each_entry(w, &component->card->widgets, list) {
505 if (w->dapm != dapm)
506 continue;
507 if (strcmp(w->name, "LOUT1 PGA") == 0)
508 wm8960->lout1 = w;
509 if (strcmp(w->name, "ROUT1 PGA") == 0)
510 wm8960->rout1 = w;
511 if (strcmp(w->name, "OUT3 VMID") == 0)
512 wm8960->out3 = w;
513 }
514
515 return 0;
516}
517
518static int wm8960_set_dai_fmt(struct snd_soc_dai *codec_dai,
519 unsigned int fmt)
520{
521 struct snd_soc_component *component = codec_dai->component;
522 u16 iface = 0;
523
524 /* set master/slave audio interface */
525 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
526 case SND_SOC_DAIFMT_CBM_CFM:
527 iface |= 0x0040;
528 break;
529 case SND_SOC_DAIFMT_CBS_CFS:
530 break;
531 default:
532 return -EINVAL;
533 }
534
535 /* interface format */
536 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
537 case SND_SOC_DAIFMT_I2S:
538 iface |= 0x0002;
539 break;
540 case SND_SOC_DAIFMT_RIGHT_J:
541 break;
542 case SND_SOC_DAIFMT_LEFT_J:
543 iface |= 0x0001;
544 break;
545 case SND_SOC_DAIFMT_DSP_A:
546 iface |= 0x0003;
547 break;
548 case SND_SOC_DAIFMT_DSP_B:
549 iface |= 0x0013;
550 break;
551 default:
552 return -EINVAL;
553 }
554
555 /* clock inversion */
556 switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
557 case SND_SOC_DAIFMT_NB_NF:
558 break;
559 case SND_SOC_DAIFMT_IB_IF:
560 iface |= 0x0090;
561 break;
562 case SND_SOC_DAIFMT_IB_NF:
563 iface |= 0x0080;
564 break;
565 case SND_SOC_DAIFMT_NB_IF:
566 iface |= 0x0010;
567 break;
568 default:
569 return -EINVAL;
570 }
571
572 /* set iface */
573 snd_soc_component_write(component, WM8960_IFACE1, iface);
574 return 0;
575}
576
577static struct {
578 int rate;
579 unsigned int val;
580} alc_rates[] = {
581 { 48000, 0 },
582 { 44100, 0 },
583 { 32000, 1 },
584 { 22050, 2 },
585 { 24000, 2 },
586 { 16000, 3 },
587 { 11025, 4 },
588 { 12000, 4 },
589 { 8000, 5 },
590};
591
592/* -1 for reserved value */
593static const int sysclk_divs[] = { 1, -1, 2, -1 };
594
595/* Multiply 256 for internal 256 div */
596static const int dac_divs[] = { 256, 384, 512, 768, 1024, 1408, 1536 };
597
598/* Multiply 10 to eliminate decimials */
599static const int bclk_divs[] = {
600 10, 15, 20, 30, 40, 55, 60, 80, 110,
601 120, 160, 220, 240, 320, 320, 320
602};
603
604/**
605 * wm8960_configure_sysclk - checks if there is a sysclk frequency available
606 * The sysclk must be chosen such that:
607 * - sysclk = MCLK / sysclk_divs
608 * - lrclk = sysclk / dac_divs
609 * - 10 * bclk = sysclk / bclk_divs
610 *
611 * If we cannot find an exact match for (sysclk, lrclk, bclk)
612 * triplet, we relax the bclk such that bclk is chosen as the
613 * closest available frequency greater than expected bclk.
614 *
615 * @wm8960_priv: wm8960 codec private data
616 * @mclk: MCLK used to derive sysclk
617 * @sysclk_idx: sysclk_divs index for found sysclk
618 * @dac_idx: dac_divs index for found lrclk
619 * @bclk_idx: bclk_divs index for found bclk
620 *
621 * Returns:
622 * -1, in case no sysclk frequency available found
623 * >=0, in case we could derive bclk and lrclk from sysclk using
624 * (@sysclk_idx, @dac_idx, @bclk_idx) dividers
625 */
626static
627int wm8960_configure_sysclk(struct wm8960_priv *wm8960, int mclk,
628 int *sysclk_idx, int *dac_idx, int *bclk_idx)
629{
630 int sysclk, bclk, lrclk;
631 int i, j, k;
632 int diff, closest = mclk;
633
634 /* marker for no match */
635 *bclk_idx = -1;
636
637 bclk = wm8960->bclk;
638 lrclk = wm8960->lrclk;
639
640 /* check if the sysclk frequency is available. */
641 for (i = 0; i < ARRAY_SIZE(sysclk_divs); ++i) {
642 if (sysclk_divs[i] == -1)
643 continue;
644 sysclk = mclk / sysclk_divs[i];
645 for (j = 0; j < ARRAY_SIZE(dac_divs); ++j) {
646 if (sysclk != dac_divs[j] * lrclk)
647 continue;
648 for (k = 0; k < ARRAY_SIZE(bclk_divs); ++k) {
649 diff = sysclk - bclk * bclk_divs[k] / 10;
650 if (diff == 0) {
651 *sysclk_idx = i;
652 *dac_idx = j;
653 *bclk_idx = k;
654 break;
655 }
656 if (diff > 0 && closest > diff) {
657 *sysclk_idx = i;
658 *dac_idx = j;
659 *bclk_idx = k;
660 closest = diff;
661 }
662 }
663 if (k != ARRAY_SIZE(bclk_divs))
664 break;
665 }
666 if (j != ARRAY_SIZE(dac_divs))
667 break;
668 }
669 return *bclk_idx;
670}
671
672/**
673 * wm8960_configure_pll - checks if there is a PLL out frequency available
674 * The PLL out frequency must be chosen such that:
675 * - sysclk = lrclk * dac_divs
676 * - freq_out = sysclk * sysclk_divs
677 * - 10 * sysclk = bclk * bclk_divs
678 *
679 * If we cannot find an exact match for (sysclk, lrclk, bclk)
680 * triplet, we relax the bclk such that bclk is chosen as the
681 * closest available frequency greater than expected bclk.
682 *
683 * @component: component structure
684 * @freq_in: input frequency used to derive freq out via PLL
685 * @sysclk_idx: sysclk_divs index for found sysclk
686 * @dac_idx: dac_divs index for found lrclk
687 * @bclk_idx: bclk_divs index for found bclk
688 *
689 * Returns:
690 * < 0, in case no PLL frequency out available was found
691 * >=0, in case we could derive bclk, lrclk, sysclk from PLL out using
692 * (@sysclk_idx, @dac_idx, @bclk_idx) dividers
693 */
694static
695int wm8960_configure_pll(struct snd_soc_component *component, int freq_in,
696 int *sysclk_idx, int *dac_idx, int *bclk_idx)
697{
698 struct wm8960_priv *wm8960 = snd_soc_component_get_drvdata(component);
699 int sysclk, bclk, lrclk, freq_out;
700 int diff, closest, best_freq_out;
701 int i, j, k;
702
703 bclk = wm8960->bclk;
704 lrclk = wm8960->lrclk;
705 closest = freq_in;
706
707 best_freq_out = -EINVAL;
708 *sysclk_idx = *dac_idx = *bclk_idx = -1;
709
710 /*
711 * From Datasheet, the PLL performs best when f2 is between
712 * 90MHz and 100MHz, the desired sysclk output is 11.2896MHz
713 * or 12.288MHz, then sysclkdiv = 2 is the best choice.
714 * So search sysclk_divs from 2 to 1 other than from 1 to 2.
715 */
716 for (i = ARRAY_SIZE(sysclk_divs) - 1; i >= 0; --i) {
717 if (sysclk_divs[i] == -1)
718 continue;
719 for (j = 0; j < ARRAY_SIZE(dac_divs); ++j) {
720 sysclk = lrclk * dac_divs[j];
721 freq_out = sysclk * sysclk_divs[i];
722
723 for (k = 0; k < ARRAY_SIZE(bclk_divs); ++k) {
724 if (!is_pll_freq_available(freq_in, freq_out))
725 continue;
726
727 diff = sysclk - bclk * bclk_divs[k] / 10;
728 if (diff == 0) {
729 *sysclk_idx = i;
730 *dac_idx = j;
731 *bclk_idx = k;
732 return freq_out;
733 }
734 if (diff > 0 && closest > diff) {
735 *sysclk_idx = i;
736 *dac_idx = j;
737 *bclk_idx = k;
738 closest = diff;
739 best_freq_out = freq_out;
740 }
741 }
742 }
743 }
744
745 return best_freq_out;
746}
747static int wm8960_configure_clocking(struct snd_soc_component *component)
748{
749 struct wm8960_priv *wm8960 = snd_soc_component_get_drvdata(component);
750 int freq_out, freq_in;
751 u16 iface1 = snd_soc_component_read32(component, WM8960_IFACE1);
752 int i, j, k;
753 int ret;
754
755 /*
756 * For Slave mode clocking should still be configured,
757 * so this if statement should be removed, but some platform
758 * may not work if the sysclk is not configured, to avoid such
759 * compatible issue, just add '!wm8960->sysclk' condition in
760 * this if statement.
761 */
762 if (!(iface1 & (1 << 6)) && !wm8960->sysclk) {
763 dev_warn(component->dev,
764 "slave mode, but proceeding with no clock configuration\n");
765 return 0;
766 }
767
768 if (wm8960->clk_id != WM8960_SYSCLK_MCLK && !wm8960->freq_in) {
769 dev_err(component->dev, "No MCLK configured\n");
770 return -EINVAL;
771 }
772
773 freq_in = wm8960->freq_in;
774 /*
775 * If it's sysclk auto mode, check if the MCLK can provide sysclk or
776 * not. If MCLK can provide sysclk, using MCLK to provide sysclk
777 * directly. Otherwise, auto select a available pll out frequency
778 * and set PLL.
779 */
780 if (wm8960->clk_id == WM8960_SYSCLK_AUTO) {
781 /* disable the PLL and using MCLK to provide sysclk */
782 wm8960_set_pll(component, 0, 0);
783 freq_out = freq_in;
784 } else if (wm8960->sysclk) {
785 freq_out = wm8960->sysclk;
786 } else {
787 dev_err(component->dev, "No SYSCLK configured\n");
788 return -EINVAL;
789 }
790
791 if (wm8960->clk_id != WM8960_SYSCLK_PLL) {
792 ret = wm8960_configure_sysclk(wm8960, freq_out, &i, &j, &k);
793 if (ret >= 0) {
794 goto configure_clock;
795 } else if (wm8960->clk_id != WM8960_SYSCLK_AUTO) {
796 dev_err(component->dev, "failed to configure clock\n");
797 return -EINVAL;
798 }
799 }
800
801 freq_out = wm8960_configure_pll(component, freq_in, &i, &j, &k);
802 if (freq_out < 0) {
803 dev_err(component->dev, "failed to configure clock via PLL\n");
804 return freq_out;
805 }
806 wm8960_set_pll(component, freq_in, freq_out);
807
808configure_clock:
809 /* configure sysclk clock */
810 snd_soc_component_update_bits(component, WM8960_CLOCK1, 3 << 1, i << 1);
811
812 /* configure frame clock */
813 snd_soc_component_update_bits(component, WM8960_CLOCK1, 0x7 << 3, j << 3);
814 snd_soc_component_update_bits(component, WM8960_CLOCK1, 0x7 << 6, j << 6);
815
816 /* configure bit clock */
817 snd_soc_component_update_bits(component, WM8960_CLOCK2, 0xf, k);
818
819 return 0;
820}
821
822static int wm8960_hw_params(struct snd_pcm_substream *substream,
823 struct snd_pcm_hw_params *params,
824 struct snd_soc_dai *dai)
825{
826 struct snd_soc_component *component = dai->component;
827 struct wm8960_priv *wm8960 = snd_soc_component_get_drvdata(component);
828 u16 iface = snd_soc_component_read32(component, WM8960_IFACE1) & 0xfff3;
829 bool tx = substream->stream == SNDRV_PCM_STREAM_PLAYBACK;
830 int i;
831
832 wm8960->bclk = snd_soc_params_to_bclk(params);
833 if (params_channels(params) == 1)
834 wm8960->bclk *= 2;
835
836 /* bit size */
837 switch (params_width(params)) {
838 case 16:
839 break;
840 case 20:
841 iface |= 0x0004;
842 break;
843 case 24:
844 iface |= 0x0008;
845 break;
846 case 32:
847 /* right justify mode does not support 32 word length */
848 if ((iface & 0x3) != 0) {
849 iface |= 0x000c;
850 break;
851 }
852 /* fall through */
853 default:
854 dev_err(component->dev, "unsupported width %d\n",
855 params_width(params));
856 return -EINVAL;
857 }
858
859 wm8960->lrclk = params_rate(params);
860 /* Update filters for the new rate */
861 if (tx) {
862 wm8960_set_deemph(component);
863 } else {
864 for (i = 0; i < ARRAY_SIZE(alc_rates); i++)
865 if (alc_rates[i].rate == params_rate(params))
866 snd_soc_component_update_bits(component,
867 WM8960_ADDCTL3, 0x7,
868 alc_rates[i].val);
869 }
870
871 /* set iface */
872 snd_soc_component_write(component, WM8960_IFACE1, iface);
873
874 wm8960->is_stream_in_use[tx] = true;
875
876 if (!wm8960->is_stream_in_use[!tx])
877 return wm8960_configure_clocking(component);
878
879 return 0;
880}
881
882static int wm8960_hw_free(struct snd_pcm_substream *substream,
883 struct snd_soc_dai *dai)
884{
885 struct snd_soc_component *component = dai->component;
886 struct wm8960_priv *wm8960 = snd_soc_component_get_drvdata(component);
887 bool tx = substream->stream == SNDRV_PCM_STREAM_PLAYBACK;
888
889 wm8960->is_stream_in_use[tx] = false;
890
891 return 0;
892}
893
894static int wm8960_mute(struct snd_soc_dai *dai, int mute)
895{
896 struct snd_soc_component *component = dai->component;
897
898 if (mute)
899 snd_soc_component_update_bits(component, WM8960_DACCTL1, 0x8, 0x8);
900 else
901 snd_soc_component_update_bits(component, WM8960_DACCTL1, 0x8, 0);
902 return 0;
903}
904
905static int wm8960_set_bias_level_out3(struct snd_soc_component *component,
906 enum snd_soc_bias_level level)
907{
908 struct wm8960_priv *wm8960 = snd_soc_component_get_drvdata(component);
909 u16 pm2 = snd_soc_component_read32(component, WM8960_POWER2);
910 int ret;
911
912 switch (level) {
913 case SND_SOC_BIAS_ON:
914 break;
915
916 case SND_SOC_BIAS_PREPARE:
917 switch (snd_soc_component_get_bias_level(component)) {
918 case SND_SOC_BIAS_STANDBY:
919 if (!IS_ERR(wm8960->mclk)) {
920 ret = clk_prepare_enable(wm8960->mclk);
921 if (ret) {
922 dev_err(component->dev,
923 "Failed to enable MCLK: %d\n",
924 ret);
925 return ret;
926 }
927 }
928
929 ret = wm8960_configure_clocking(component);
930 if (ret)
931 return ret;
932
933 /* Set VMID to 2x50k */
934 snd_soc_component_update_bits(component, WM8960_POWER1, 0x180, 0x80);
935 break;
936
937 case SND_SOC_BIAS_ON:
938 /*
939 * If it's sysclk auto mode, and the pll is enabled,
940 * disable the pll
941 */
942 if (wm8960->clk_id == WM8960_SYSCLK_AUTO && (pm2 & 0x1))
943 wm8960_set_pll(component, 0, 0);
944
945 if (!IS_ERR(wm8960->mclk))
946 clk_disable_unprepare(wm8960->mclk);
947 break;
948
949 default:
950 break;
951 }
952
953 break;
954
955 case SND_SOC_BIAS_STANDBY:
956 if (snd_soc_component_get_bias_level(component) == SND_SOC_BIAS_OFF) {
957 regcache_sync(wm8960->regmap);
958
959 /* Enable anti-pop features */
960 snd_soc_component_write(component, WM8960_APOP1,
961 WM8960_POBCTRL | WM8960_SOFT_ST |
962 WM8960_BUFDCOPEN | WM8960_BUFIOEN);
963
964 /* Enable & ramp VMID at 2x50k */
965 snd_soc_component_update_bits(component, WM8960_POWER1, 0x80, 0x80);
966 msleep(100);
967
968 /* Enable VREF */
969 snd_soc_component_update_bits(component, WM8960_POWER1, WM8960_VREF,
970 WM8960_VREF);
971
972 /* Disable anti-pop features */
973 snd_soc_component_write(component, WM8960_APOP1, WM8960_BUFIOEN);
974 }
975
976 /* Set VMID to 2x250k */
977 snd_soc_component_update_bits(component, WM8960_POWER1, 0x180, 0x100);
978 break;
979
980 case SND_SOC_BIAS_OFF:
981 /* Enable anti-pop features */
982 snd_soc_component_write(component, WM8960_APOP1,
983 WM8960_POBCTRL | WM8960_SOFT_ST |
984 WM8960_BUFDCOPEN | WM8960_BUFIOEN);
985
986 /* Disable VMID and VREF, let them discharge */
987 snd_soc_component_write(component, WM8960_POWER1, 0);
988 msleep(600);
989 break;
990 }
991
992 return 0;
993}
994
995static int wm8960_set_bias_level_capless(struct snd_soc_component *component,
996 enum snd_soc_bias_level level)
997{
998 struct wm8960_priv *wm8960 = snd_soc_component_get_drvdata(component);
999 u16 pm2 = snd_soc_component_read32(component, WM8960_POWER2);
1000 int reg, ret;
1001
1002 switch (level) {
1003 case SND_SOC_BIAS_ON:
1004 break;
1005
1006 case SND_SOC_BIAS_PREPARE:
1007 switch (snd_soc_component_get_bias_level(component)) {
1008 case SND_SOC_BIAS_STANDBY:
1009 /* Enable anti pop mode */
1010 snd_soc_component_update_bits(component, WM8960_APOP1,
1011 WM8960_POBCTRL | WM8960_SOFT_ST |
1012 WM8960_BUFDCOPEN,
1013 WM8960_POBCTRL | WM8960_SOFT_ST |
1014 WM8960_BUFDCOPEN);
1015
1016 /* Enable LOUT1, ROUT1 and OUT3 if they're enabled */
1017 reg = 0;
1018 if (wm8960->lout1 && wm8960->lout1->power)
1019 reg |= WM8960_PWR2_LOUT1;
1020 if (wm8960->rout1 && wm8960->rout1->power)
1021 reg |= WM8960_PWR2_ROUT1;
1022 if (wm8960->out3 && wm8960->out3->power)
1023 reg |= WM8960_PWR2_OUT3;
1024 snd_soc_component_update_bits(component, WM8960_POWER2,
1025 WM8960_PWR2_LOUT1 |
1026 WM8960_PWR2_ROUT1 |
1027 WM8960_PWR2_OUT3, reg);
1028
1029 /* Enable VMID at 2*50k */
1030 snd_soc_component_update_bits(component, WM8960_POWER1,
1031 WM8960_VMID_MASK, 0x80);
1032
1033 /* Ramp */
1034 msleep(100);
1035
1036 /* Enable VREF */
1037 snd_soc_component_update_bits(component, WM8960_POWER1,
1038 WM8960_VREF, WM8960_VREF);
1039
1040 msleep(100);
1041
1042 if (!IS_ERR(wm8960->mclk)) {
1043 ret = clk_prepare_enable(wm8960->mclk);
1044 if (ret) {
1045 dev_err(component->dev,
1046 "Failed to enable MCLK: %d\n",
1047 ret);
1048 return ret;
1049 }
1050 }
1051
1052 ret = wm8960_configure_clocking(component);
1053 if (ret)
1054 return ret;
1055
1056 break;
1057
1058 case SND_SOC_BIAS_ON:
1059 /*
1060 * If it's sysclk auto mode, and the pll is enabled,
1061 * disable the pll
1062 */
1063 if (wm8960->clk_id == WM8960_SYSCLK_AUTO && (pm2 & 0x1))
1064 wm8960_set_pll(component, 0, 0);
1065
1066 if (!IS_ERR(wm8960->mclk))
1067 clk_disable_unprepare(wm8960->mclk);
1068
1069 /* Enable anti-pop mode */
1070 snd_soc_component_update_bits(component, WM8960_APOP1,
1071 WM8960_POBCTRL | WM8960_SOFT_ST |
1072 WM8960_BUFDCOPEN,
1073 WM8960_POBCTRL | WM8960_SOFT_ST |
1074 WM8960_BUFDCOPEN);
1075
1076 /* Disable VMID and VREF */
1077 snd_soc_component_update_bits(component, WM8960_POWER1,
1078 WM8960_VREF | WM8960_VMID_MASK, 0);
1079 break;
1080
1081 case SND_SOC_BIAS_OFF:
1082 regcache_sync(wm8960->regmap);
1083 break;
1084 default:
1085 break;
1086 }
1087 break;
1088
1089 case SND_SOC_BIAS_STANDBY:
1090 switch (snd_soc_component_get_bias_level(component)) {
1091 case SND_SOC_BIAS_PREPARE:
1092 /* Disable HP discharge */
1093 snd_soc_component_update_bits(component, WM8960_APOP2,
1094 WM8960_DISOP | WM8960_DRES_MASK,
1095 0);
1096
1097 /* Disable anti-pop features */
1098 snd_soc_component_update_bits(component, WM8960_APOP1,
1099 WM8960_POBCTRL | WM8960_SOFT_ST |
1100 WM8960_BUFDCOPEN,
1101 WM8960_POBCTRL | WM8960_SOFT_ST |
1102 WM8960_BUFDCOPEN);
1103 break;
1104
1105 default:
1106 break;
1107 }
1108 break;
1109
1110 case SND_SOC_BIAS_OFF:
1111 break;
1112 }
1113
1114 return 0;
1115}
1116
1117/* PLL divisors */
1118struct _pll_div {
1119 u32 pre_div:1;
1120 u32 n:4;
1121 u32 k:24;
1122};
1123
1124static bool is_pll_freq_available(unsigned int source, unsigned int target)
1125{
1126 unsigned int Ndiv;
1127
1128 if (source == 0 || target == 0)
1129 return false;
1130
1131 /* Scale up target to PLL operating frequency */
1132 target *= 4;
1133 Ndiv = target / source;
1134
1135 if (Ndiv < 6) {
1136 source >>= 1;
1137 Ndiv = target / source;
1138 }
1139
1140 if ((Ndiv < 6) || (Ndiv > 12))
1141 return false;
1142
1143 return true;
1144}
1145
1146/* The size in bits of the pll divide multiplied by 10
1147 * to allow rounding later */
1148#define FIXED_PLL_SIZE ((1 << 24) * 10)
1149
1150static int pll_factors(unsigned int source, unsigned int target,
1151 struct _pll_div *pll_div)
1152{
1153 unsigned long long Kpart;
1154 unsigned int K, Ndiv, Nmod;
1155
1156 pr_debug("WM8960 PLL: setting %dHz->%dHz\n", source, target);
1157
1158 /* Scale up target to PLL operating frequency */
1159 target *= 4;
1160
1161 Ndiv = target / source;
1162 if (Ndiv < 6) {
1163 source >>= 1;
1164 pll_div->pre_div = 1;
1165 Ndiv = target / source;
1166 } else
1167 pll_div->pre_div = 0;
1168
1169 if ((Ndiv < 6) || (Ndiv > 12)) {
1170 pr_err("WM8960 PLL: Unsupported N=%d\n", Ndiv);
1171 return -EINVAL;
1172 }
1173
1174 pll_div->n = Ndiv;
1175 Nmod = target % source;
1176 Kpart = FIXED_PLL_SIZE * (long long)Nmod;
1177
1178 do_div(Kpart, source);
1179
1180 K = Kpart & 0xFFFFFFFF;
1181
1182 /* Check if we need to round */
1183 if ((K % 10) >= 5)
1184 K += 5;
1185
1186 /* Move down to proper range now rounding is done */
1187 K /= 10;
1188
1189 pll_div->k = K;
1190
1191 pr_debug("WM8960 PLL: N=%x K=%x pre_div=%d\n",
1192 pll_div->n, pll_div->k, pll_div->pre_div);
1193
1194 return 0;
1195}
1196
1197static int wm8960_set_pll(struct snd_soc_component *component,
1198 unsigned int freq_in, unsigned int freq_out)
1199{
1200 u16 reg;
1201 static struct _pll_div pll_div;
1202 int ret;
1203
1204 if (freq_in && freq_out) {
1205 ret = pll_factors(freq_in, freq_out, &pll_div);
1206 if (ret != 0)
1207 return ret;
1208 }
1209
1210 /* Disable the PLL: even if we are changing the frequency the
1211 * PLL needs to be disabled while we do so. */
1212 snd_soc_component_update_bits(component, WM8960_CLOCK1, 0x1, 0);
1213 snd_soc_component_update_bits(component, WM8960_POWER2, 0x1, 0);
1214
1215 if (!freq_in || !freq_out)
1216 return 0;
1217
1218 reg = snd_soc_component_read32(component, WM8960_PLL1) & ~0x3f;
1219 reg |= pll_div.pre_div << 4;
1220 reg |= pll_div.n;
1221
1222 if (pll_div.k) {
1223 reg |= 0x20;
1224
1225 snd_soc_component_write(component, WM8960_PLL2, (pll_div.k >> 16) & 0xff);
1226 snd_soc_component_write(component, WM8960_PLL3, (pll_div.k >> 8) & 0xff);
1227 snd_soc_component_write(component, WM8960_PLL4, pll_div.k & 0xff);
1228 }
1229 snd_soc_component_write(component, WM8960_PLL1, reg);
1230
1231 /* Turn it on */
1232 snd_soc_component_update_bits(component, WM8960_POWER2, 0x1, 0x1);
1233 msleep(250);
1234 snd_soc_component_update_bits(component, WM8960_CLOCK1, 0x1, 0x1);
1235
1236 return 0;
1237}
1238
1239static int wm8960_set_dai_pll(struct snd_soc_dai *codec_dai, int pll_id,
1240 int source, unsigned int freq_in, unsigned int freq_out)
1241{
1242 struct snd_soc_component *component = codec_dai->component;
1243 struct wm8960_priv *wm8960 = snd_soc_component_get_drvdata(component);
1244
1245 wm8960->freq_in = freq_in;
1246
1247 if (pll_id == WM8960_SYSCLK_AUTO)
1248 return 0;
1249
1250 return wm8960_set_pll(component, freq_in, freq_out);
1251}
1252
1253static int wm8960_set_dai_clkdiv(struct snd_soc_dai *codec_dai,
1254 int div_id, int div)
1255{
1256 struct snd_soc_component *component = codec_dai->component;
1257 u16 reg;
1258
1259 switch (div_id) {
1260 case WM8960_SYSCLKDIV:
1261 reg = snd_soc_component_read32(component, WM8960_CLOCK1) & 0x1f9;
1262 snd_soc_component_write(component, WM8960_CLOCK1, reg | div);
1263 break;
1264 case WM8960_DACDIV:
1265 reg = snd_soc_component_read32(component, WM8960_CLOCK1) & 0x1c7;
1266 snd_soc_component_write(component, WM8960_CLOCK1, reg | div);
1267 break;
1268 case WM8960_OPCLKDIV:
1269 reg = snd_soc_component_read32(component, WM8960_PLL1) & 0x03f;
1270 snd_soc_component_write(component, WM8960_PLL1, reg | div);
1271 break;
1272 case WM8960_DCLKDIV:
1273 reg = snd_soc_component_read32(component, WM8960_CLOCK2) & 0x03f;
1274 snd_soc_component_write(component, WM8960_CLOCK2, reg | div);
1275 break;
1276 case WM8960_TOCLKSEL:
1277 reg = snd_soc_component_read32(component, WM8960_ADDCTL1) & 0x1fd;
1278 snd_soc_component_write(component, WM8960_ADDCTL1, reg | div);
1279 break;
1280 default:
1281 return -EINVAL;
1282 }
1283
1284 return 0;
1285}
1286
1287static int wm8960_set_bias_level(struct snd_soc_component *component,
1288 enum snd_soc_bias_level level)
1289{
1290 struct wm8960_priv *wm8960 = snd_soc_component_get_drvdata(component);
1291
1292 return wm8960->set_bias_level(component, level);
1293}
1294
1295static int wm8960_set_dai_sysclk(struct snd_soc_dai *dai, int clk_id,
1296 unsigned int freq, int dir)
1297{
1298 struct snd_soc_component *component = dai->component;
1299 struct wm8960_priv *wm8960 = snd_soc_component_get_drvdata(component);
1300
1301 switch (clk_id) {
1302 case WM8960_SYSCLK_MCLK:
1303 snd_soc_component_update_bits(component, WM8960_CLOCK1,
1304 0x1, WM8960_SYSCLK_MCLK);
1305 break;
1306 case WM8960_SYSCLK_PLL:
1307 snd_soc_component_update_bits(component, WM8960_CLOCK1,
1308 0x1, WM8960_SYSCLK_PLL);
1309 break;
1310 case WM8960_SYSCLK_AUTO:
1311 break;
1312 default:
1313 return -EINVAL;
1314 }
1315
1316 wm8960->sysclk = freq;
1317 wm8960->clk_id = clk_id;
1318
1319 return 0;
1320}
1321
1322#define WM8960_RATES SNDRV_PCM_RATE_8000_48000
1323
1324#define WM8960_FORMATS \
1325 (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE | \
1326 SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S32_LE)
1327
1328static const struct snd_soc_dai_ops wm8960_dai_ops = {
1329 .hw_params = wm8960_hw_params,
1330 .hw_free = wm8960_hw_free,
1331 .digital_mute = wm8960_mute,
1332 .set_fmt = wm8960_set_dai_fmt,
1333 .set_clkdiv = wm8960_set_dai_clkdiv,
1334 .set_pll = wm8960_set_dai_pll,
1335 .set_sysclk = wm8960_set_dai_sysclk,
1336};
1337
1338static struct snd_soc_dai_driver wm8960_dai = {
1339 .name = "wm8960-hifi",
1340 .playback = {
1341 .stream_name = "Playback",
1342 .channels_min = 1,
1343 .channels_max = 2,
1344 .rates = WM8960_RATES,
1345 .formats = WM8960_FORMATS,},
1346 .capture = {
1347 .stream_name = "Capture",
1348 .channels_min = 1,
1349 .channels_max = 2,
1350 .rates = WM8960_RATES,
1351 .formats = WM8960_FORMATS,},
1352 .ops = &wm8960_dai_ops,
1353 .symmetric_rates = 1,
1354};
1355
1356static int wm8960_probe(struct snd_soc_component *component)
1357{
1358 struct wm8960_priv *wm8960 = snd_soc_component_get_drvdata(component);
1359 struct wm8960_data *pdata = &wm8960->pdata;
1360
1361 if (pdata->capless)
1362 wm8960->set_bias_level = wm8960_set_bias_level_capless;
1363 else
1364 wm8960->set_bias_level = wm8960_set_bias_level_out3;
1365
1366 snd_soc_add_component_controls(component, wm8960_snd_controls,
1367 ARRAY_SIZE(wm8960_snd_controls));
1368 wm8960_add_widgets(component);
1369
1370 return 0;
1371}
1372
1373static const struct snd_soc_component_driver soc_component_dev_wm8960 = {
1374 .probe = wm8960_probe,
1375 .set_bias_level = wm8960_set_bias_level,
1376 .suspend_bias_off = 1,
1377 .idle_bias_on = 1,
1378 .use_pmdown_time = 1,
1379 .endianness = 1,
1380 .non_legacy_dai_naming = 1,
1381};
1382
1383static const struct regmap_config wm8960_regmap = {
1384 .reg_bits = 7,
1385 .val_bits = 9,
1386 .max_register = WM8960_PLL4,
1387
1388 .reg_defaults = wm8960_reg_defaults,
1389 .num_reg_defaults = ARRAY_SIZE(wm8960_reg_defaults),
1390 .cache_type = REGCACHE_RBTREE,
1391
1392 .volatile_reg = wm8960_volatile,
1393};
1394
1395static void wm8960_set_pdata_from_of(struct i2c_client *i2c,
1396 struct wm8960_data *pdata)
1397{
1398 const struct device_node *np = i2c->dev.of_node;
1399
1400 if (of_property_read_bool(np, "wlf,capless"))
1401 pdata->capless = true;
1402
1403 if (of_property_read_bool(np, "wlf,shared-lrclk"))
1404 pdata->shared_lrclk = true;
1405}
1406
1407static int wm8960_i2c_probe(struct i2c_client *i2c,
1408 const struct i2c_device_id *id)
1409{
1410 struct wm8960_data *pdata = dev_get_platdata(&i2c->dev);
1411 struct wm8960_priv *wm8960;
1412 int ret;
1413
1414 wm8960 = devm_kzalloc(&i2c->dev, sizeof(struct wm8960_priv),
1415 GFP_KERNEL);
1416 if (wm8960 == NULL)
1417 return -ENOMEM;
1418
1419 wm8960->mclk = devm_clk_get(&i2c->dev, "mclk");
1420 if (IS_ERR(wm8960->mclk)) {
1421 if (PTR_ERR(wm8960->mclk) == -EPROBE_DEFER)
1422 return -EPROBE_DEFER;
1423 }
1424
1425 wm8960->regmap = devm_regmap_init_i2c(i2c, &wm8960_regmap);
1426 if (IS_ERR(wm8960->regmap))
1427 return PTR_ERR(wm8960->regmap);
1428
1429 if (pdata)
1430 memcpy(&wm8960->pdata, pdata, sizeof(struct wm8960_data));
1431 else if (i2c->dev.of_node)
1432 wm8960_set_pdata_from_of(i2c, &wm8960->pdata);
1433
1434 ret = wm8960_reset(wm8960->regmap);
1435 if (ret != 0) {
1436 dev_err(&i2c->dev, "Failed to issue reset\n");
1437 return ret;
1438 }
1439
1440 if (wm8960->pdata.shared_lrclk) {
1441 ret = regmap_update_bits(wm8960->regmap, WM8960_ADDCTL2,
1442 0x4, 0x4);
1443 if (ret != 0) {
1444 dev_err(&i2c->dev, "Failed to enable LRCM: %d\n",
1445 ret);
1446 return ret;
1447 }
1448 }
1449
1450 /* Latch the update bits */
1451 regmap_update_bits(wm8960->regmap, WM8960_LINVOL, 0x100, 0x100);
1452 regmap_update_bits(wm8960->regmap, WM8960_RINVOL, 0x100, 0x100);
1453 regmap_update_bits(wm8960->regmap, WM8960_LADC, 0x100, 0x100);
1454 regmap_update_bits(wm8960->regmap, WM8960_RADC, 0x100, 0x100);
1455 regmap_update_bits(wm8960->regmap, WM8960_LDAC, 0x100, 0x100);
1456 regmap_update_bits(wm8960->regmap, WM8960_RDAC, 0x100, 0x100);
1457 regmap_update_bits(wm8960->regmap, WM8960_LOUT1, 0x100, 0x100);
1458 regmap_update_bits(wm8960->regmap, WM8960_ROUT1, 0x100, 0x100);
1459 regmap_update_bits(wm8960->regmap, WM8960_LOUT2, 0x100, 0x100);
1460 regmap_update_bits(wm8960->regmap, WM8960_ROUT2, 0x100, 0x100);
1461
1462 i2c_set_clientdata(i2c, wm8960);
1463
1464 ret = devm_snd_soc_register_component(&i2c->dev,
1465 &soc_component_dev_wm8960, &wm8960_dai, 1);
1466
1467 return ret;
1468}
1469
1470static int wm8960_i2c_remove(struct i2c_client *client)
1471{
1472 return 0;
1473}
1474
1475static const struct i2c_device_id wm8960_i2c_id[] = {
1476 { "wm8960", 0 },
1477 { }
1478};
1479MODULE_DEVICE_TABLE(i2c, wm8960_i2c_id);
1480
1481static const struct of_device_id wm8960_of_match[] = {
1482 { .compatible = "wlf,wm8960", },
1483 { }
1484};
1485MODULE_DEVICE_TABLE(of, wm8960_of_match);
1486
1487static struct i2c_driver wm8960_i2c_driver = {
1488 .driver = {
1489 .name = "wm8960",
1490 .of_match_table = wm8960_of_match,
1491 },
1492 .probe = wm8960_i2c_probe,
1493 .remove = wm8960_i2c_remove,
1494 .id_table = wm8960_i2c_id,
1495};
1496
1497module_i2c_driver(wm8960_i2c_driver);
1498
1499MODULE_DESCRIPTION("ASoC WM8960 driver");
1500MODULE_AUTHOR("Liam Girdwood");
1501MODULE_LICENSE("GPL");