blob: a8690bfa5e1fa0bae8bc0ecdcfdf0f307c8030a1 [file] [log] [blame]
b.liue9582032025-04-17 19:18:16 +08001STMicroelectronics STM32 Timers PWM bindings
2
3Must be a sub-node of an STM32 Timers device tree node.
4See ../mfd/stm32-timers.txt for details about the parent node.
5
6Required parameters:
7- compatible: Must be "st,stm32-pwm".
8- pinctrl-names: Set to "default".
9- pinctrl-0: List of phandles pointing to pin configuration nodes for PWM module.
10 For Pinctrl properties see ../pinctrl/pinctrl-bindings.txt
11- #pwm-cells: Should be set to 3. This PWM chip uses the default 3 cells
12 bindings defined in pwm.txt.
13
14Optional parameters:
15- st,breakinput: One or two <index level filter> to describe break input configurations.
16 "index" indicates on which break input (0 or 1) the configuration
17 should be applied.
18 "level" gives the active level (0=low or 1=high) of the input signal
19 for this configuration.
20 "filter" gives the filtering value to be applied.
21
22Example:
23 timers@40010000 {
24 #address-cells = <1>;
25 #size-cells = <0>;
26 compatible = "st,stm32-timers";
27 reg = <0x40010000 0x400>;
28 clocks = <&rcc 0 160>;
29 clock-names = "int";
30
31 pwm {
32 compatible = "st,stm32-pwm";
33 #pwm-cells = <3>;
34 pinctrl-0 = <&pwm1_pins>;
35 pinctrl-names = "default";
36 st,breakinput = <0 1 5>;
37 };
38 };