| /* |
| * Copyright (c) 2014-2016, NVIDIA CORPORATION. All rights reserved. |
| * |
| * This software is licensed under the terms of the GNU General Public |
| * License version 2, as published by the Free Software Foundation, and |
| * may be copied, distributed, and modified under those terms. |
| * |
| * This program is distributed in the hope that it will be useful, |
| * but WITHOUT ANY WARRANTY; without even the implied warranty of |
| * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| * GNU General Public License for more details. |
| * |
| */ |
| |
| #include <linux/module.h> |
| #include <linux/platform_device.h> |
| |
| #include <dt-bindings/thermal/tegra124-soctherm.h> |
| |
| #include "soctherm.h" |
| |
| #define TEGRA124_THERMTRIP_ANY_EN_MASK (0x1 << 28) |
| #define TEGRA124_THERMTRIP_MEM_EN_MASK (0x1 << 27) |
| #define TEGRA124_THERMTRIP_GPU_EN_MASK (0x1 << 26) |
| #define TEGRA124_THERMTRIP_CPU_EN_MASK (0x1 << 25) |
| #define TEGRA124_THERMTRIP_TSENSE_EN_MASK (0x1 << 24) |
| #define TEGRA124_THERMTRIP_GPUMEM_THRESH_MASK (0xff << 16) |
| #define TEGRA124_THERMTRIP_CPU_THRESH_MASK (0xff << 8) |
| #define TEGRA124_THERMTRIP_TSENSE_THRESH_MASK 0xff |
| |
| #define TEGRA124_THERMCTL_LVL0_UP_THRESH_MASK (0xff << 17) |
| #define TEGRA124_THERMCTL_LVL0_DN_THRESH_MASK (0xff << 9) |
| |
| #define TEGRA124_THRESH_GRAIN 1000 |
| #define TEGRA124_BPTT 8 |
| |
| static const struct tegra_tsensor_configuration tegra124_tsensor_config = { |
| .tall = 16300, |
| .tiddq_en = 1, |
| .ten_count = 1, |
| .tsample = 120, |
| .tsample_ate = 480, |
| }; |
| |
| static const struct tegra_tsensor_group tegra124_tsensor_group_cpu = { |
| .id = TEGRA124_SOCTHERM_SENSOR_CPU, |
| .name = "cpu", |
| .sensor_temp_offset = SENSOR_TEMP1, |
| .sensor_temp_mask = SENSOR_TEMP1_CPU_TEMP_MASK, |
| .pdiv = 8, |
| .pdiv_ate = 8, |
| .pdiv_mask = SENSOR_PDIV_CPU_MASK, |
| .pllx_hotspot_diff = 10, |
| .pllx_hotspot_mask = SENSOR_HOTSPOT_CPU_MASK, |
| .thermtrip_any_en_mask = TEGRA124_THERMTRIP_ANY_EN_MASK, |
| .thermtrip_enable_mask = TEGRA124_THERMTRIP_CPU_EN_MASK, |
| .thermtrip_threshold_mask = TEGRA124_THERMTRIP_CPU_THRESH_MASK, |
| .thermctl_lvl0_offset = THERMCTL_LEVEL0_GROUP_CPU, |
| .thermctl_lvl0_up_thresh_mask = TEGRA124_THERMCTL_LVL0_UP_THRESH_MASK, |
| .thermctl_lvl0_dn_thresh_mask = TEGRA124_THERMCTL_LVL0_DN_THRESH_MASK, |
| }; |
| |
| static const struct tegra_tsensor_group tegra124_tsensor_group_gpu = { |
| .id = TEGRA124_SOCTHERM_SENSOR_GPU, |
| .name = "gpu", |
| .sensor_temp_offset = SENSOR_TEMP1, |
| .sensor_temp_mask = SENSOR_TEMP1_GPU_TEMP_MASK, |
| .pdiv = 8, |
| .pdiv_ate = 8, |
| .pdiv_mask = SENSOR_PDIV_GPU_MASK, |
| .pllx_hotspot_diff = 5, |
| .pllx_hotspot_mask = SENSOR_HOTSPOT_GPU_MASK, |
| .thermtrip_any_en_mask = TEGRA124_THERMTRIP_ANY_EN_MASK, |
| .thermtrip_enable_mask = TEGRA124_THERMTRIP_GPU_EN_MASK, |
| .thermtrip_threshold_mask = TEGRA124_THERMTRIP_GPUMEM_THRESH_MASK, |
| .thermctl_lvl0_offset = THERMCTL_LEVEL0_GROUP_GPU, |
| .thermctl_lvl0_up_thresh_mask = TEGRA124_THERMCTL_LVL0_UP_THRESH_MASK, |
| .thermctl_lvl0_dn_thresh_mask = TEGRA124_THERMCTL_LVL0_DN_THRESH_MASK, |
| }; |
| |
| static const struct tegra_tsensor_group tegra124_tsensor_group_pll = { |
| .id = TEGRA124_SOCTHERM_SENSOR_PLLX, |
| .name = "pll", |
| .sensor_temp_offset = SENSOR_TEMP2, |
| .sensor_temp_mask = SENSOR_TEMP2_PLLX_TEMP_MASK, |
| .pdiv = 8, |
| .pdiv_ate = 8, |
| .pdiv_mask = SENSOR_PDIV_PLLX_MASK, |
| .thermtrip_any_en_mask = TEGRA124_THERMTRIP_ANY_EN_MASK, |
| .thermtrip_enable_mask = TEGRA124_THERMTRIP_TSENSE_EN_MASK, |
| .thermtrip_threshold_mask = TEGRA124_THERMTRIP_TSENSE_THRESH_MASK, |
| .thermctl_lvl0_offset = THERMCTL_LEVEL0_GROUP_TSENSE, |
| .thermctl_lvl0_up_thresh_mask = TEGRA124_THERMCTL_LVL0_UP_THRESH_MASK, |
| .thermctl_lvl0_dn_thresh_mask = TEGRA124_THERMCTL_LVL0_DN_THRESH_MASK, |
| }; |
| |
| static const struct tegra_tsensor_group tegra124_tsensor_group_mem = { |
| .id = TEGRA124_SOCTHERM_SENSOR_MEM, |
| .name = "mem", |
| .sensor_temp_offset = SENSOR_TEMP2, |
| .sensor_temp_mask = SENSOR_TEMP2_MEM_TEMP_MASK, |
| .pdiv = 8, |
| .pdiv_ate = 8, |
| .pdiv_mask = SENSOR_PDIV_MEM_MASK, |
| .pllx_hotspot_diff = 0, |
| .pllx_hotspot_mask = SENSOR_HOTSPOT_MEM_MASK, |
| .thermtrip_any_en_mask = TEGRA124_THERMTRIP_ANY_EN_MASK, |
| .thermtrip_enable_mask = TEGRA124_THERMTRIP_MEM_EN_MASK, |
| .thermtrip_threshold_mask = TEGRA124_THERMTRIP_GPUMEM_THRESH_MASK, |
| .thermctl_lvl0_offset = THERMCTL_LEVEL0_GROUP_MEM, |
| .thermctl_lvl0_up_thresh_mask = TEGRA124_THERMCTL_LVL0_UP_THRESH_MASK, |
| .thermctl_lvl0_dn_thresh_mask = TEGRA124_THERMCTL_LVL0_DN_THRESH_MASK, |
| }; |
| |
| static const struct tegra_tsensor_group *tegra124_tsensor_groups[] = { |
| &tegra124_tsensor_group_cpu, |
| &tegra124_tsensor_group_gpu, |
| &tegra124_tsensor_group_pll, |
| &tegra124_tsensor_group_mem, |
| }; |
| |
| static const struct tegra_tsensor tegra124_tsensors[] = { |
| { |
| .name = "cpu0", |
| .base = 0xc0, |
| .config = &tegra124_tsensor_config, |
| .calib_fuse_offset = 0x098, |
| .fuse_corr_alpha = 1135400, |
| .fuse_corr_beta = -6266900, |
| .group = &tegra124_tsensor_group_cpu, |
| }, { |
| .name = "cpu1", |
| .base = 0xe0, |
| .config = &tegra124_tsensor_config, |
| .calib_fuse_offset = 0x084, |
| .fuse_corr_alpha = 1122220, |
| .fuse_corr_beta = -5700700, |
| .group = &tegra124_tsensor_group_cpu, |
| }, { |
| .name = "cpu2", |
| .base = 0x100, |
| .config = &tegra124_tsensor_config, |
| .calib_fuse_offset = 0x088, |
| .fuse_corr_alpha = 1127000, |
| .fuse_corr_beta = -6768200, |
| .group = &tegra124_tsensor_group_cpu, |
| }, { |
| .name = "cpu3", |
| .base = 0x120, |
| .config = &tegra124_tsensor_config, |
| .calib_fuse_offset = 0x12c, |
| .fuse_corr_alpha = 1110900, |
| .fuse_corr_beta = -6232000, |
| .group = &tegra124_tsensor_group_cpu, |
| }, { |
| .name = "mem0", |
| .base = 0x140, |
| .config = &tegra124_tsensor_config, |
| .calib_fuse_offset = 0x158, |
| .fuse_corr_alpha = 1122300, |
| .fuse_corr_beta = -5936400, |
| .group = &tegra124_tsensor_group_mem, |
| }, { |
| .name = "mem1", |
| .base = 0x160, |
| .config = &tegra124_tsensor_config, |
| .calib_fuse_offset = 0x15c, |
| .fuse_corr_alpha = 1145700, |
| .fuse_corr_beta = -7124600, |
| .group = &tegra124_tsensor_group_mem, |
| }, { |
| .name = "gpu", |
| .base = 0x180, |
| .config = &tegra124_tsensor_config, |
| .calib_fuse_offset = 0x154, |
| .fuse_corr_alpha = 1120100, |
| .fuse_corr_beta = -6000500, |
| .group = &tegra124_tsensor_group_gpu, |
| }, { |
| .name = "pllx", |
| .base = 0x1a0, |
| .config = &tegra124_tsensor_config, |
| .calib_fuse_offset = 0x160, |
| .fuse_corr_alpha = 1106500, |
| .fuse_corr_beta = -6729300, |
| .group = &tegra124_tsensor_group_pll, |
| }, |
| }; |
| |
| /* |
| * Mask/shift bits in FUSE_TSENSOR_COMMON and |
| * FUSE_TSENSOR_COMMON, which are described in |
| * tegra_soctherm_fuse.c |
| */ |
| static const struct tegra_soctherm_fuse tegra124_soctherm_fuse = { |
| .fuse_base_cp_mask = 0x3ff, |
| .fuse_base_cp_shift = 0, |
| .fuse_base_ft_mask = 0x7ff << 10, |
| .fuse_base_ft_shift = 10, |
| .fuse_shift_ft_mask = 0x1f << 21, |
| .fuse_shift_ft_shift = 21, |
| .fuse_spare_realignment = 0x1fc, |
| }; |
| |
| const struct tegra_soctherm_soc tegra124_soctherm = { |
| .tsensors = tegra124_tsensors, |
| .num_tsensors = ARRAY_SIZE(tegra124_tsensors), |
| .ttgs = tegra124_tsensor_groups, |
| .num_ttgs = ARRAY_SIZE(tegra124_tsensor_groups), |
| .tfuse = &tegra124_soctherm_fuse, |
| .thresh_grain = TEGRA124_THRESH_GRAIN, |
| .bptt = TEGRA124_BPTT, |
| .use_ccroc = false, |
| }; |