| xj | b04a402 | 2021-11-25 15:01:52 +0800 | [diff] [blame] | 1 | // SPDX-License-Identifier: GPL-2.0 |
| 2 | /* |
| 3 | * Copyright (c) 2015 MediaTek Inc. |
| 4 | */ |
| 5 | |
| 6 | #ifndef _DT_BINDINGS_GCE_MT6880_H |
| 7 | #define _DT_BINDINGS_GCE_MT6880_H |
| 8 | |
| 9 | /* assign timeout 0 also means default */ |
| 10 | #define CMDQ_NO_TIMEOUT 0xffffffff |
| 11 | #define CMDQ_TIMEOUT_DEFAULT 1000 |
| 12 | |
| 13 | /* GCE thread priority */ |
| 14 | #define CMDQ_THR_PRIO_LOWEST 0 |
| 15 | #define CMDQ_THR_PRIO_1 1 |
| 16 | #define CMDQ_THR_PRIO_2 2 |
| 17 | #define CMDQ_THR_PRIO_3 3 |
| 18 | #define CMDQ_THR_PRIO_4 4 |
| 19 | #define CMDQ_THR_PRIO_5 5 |
| 20 | #define CMDQ_THR_PRIO_6 6 |
| 21 | #define CMDQ_THR_PRIO_HIGHEST 7 |
| 22 | |
| 23 | /* CPR count in 32bit register */ |
| 24 | #define GCE_CPR_COUNT 1312 |
| 25 | |
| 26 | /* GCE subsys table */ |
| 27 | #define SUBSYS_1300XXXX 0 |
| 28 | #define SUBSYS_1400XXXX 1 |
| 29 | #define SUBSYS_1401XXXX 2 |
| 30 | #define SUBSYS_1402XXXX 3 |
| 31 | #define SUBSYS_1502XXXX 4 |
| 32 | #define SUBSYS_1880XXXX 5 |
| 33 | #define SUBSYS_1881XXXX 6 |
| 34 | #define SUBSYS_1882XXXX 7 |
| 35 | #define SUBSYS_1883XXXX 8 |
| 36 | #define SUBSYS_1884XXXX 9 |
| 37 | #define SUBSYS_1000XXXX 10 |
| 38 | #define SUBSYS_1001XXXX 11 |
| 39 | #define SUBSYS_1002XXXX 12 |
| 40 | #define SUBSYS_1003XXXX 13 |
| 41 | #define SUBSYS_1004XXXX 14 |
| 42 | #define SUBSYS_1005XXXX 15 |
| 43 | #define SUBSYS_1020XXXX 16 |
| 44 | #define SUBSYS_1028XXXX 17 |
| 45 | #define SUBSYS_1700XXXX 18 |
| 46 | #define SUBSYS_1701XXXX 19 |
| 47 | #define SUBSYS_1702XXXX 20 |
| 48 | #define SUBSYS_1703XXXX 21 |
| 49 | #define SUBSYS_1800XXXX 22 |
| 50 | #define SUBSYS_1801XXXX 23 |
| 51 | #define SUBSYS_1802XXXX 24 |
| 52 | #define SUBSYS_1804XXXX 25 |
| 53 | #define SUBSYS_1805XXXX 26 |
| 54 | #define SUBSYS_1808XXXX 27 |
| 55 | #define SUBSYS_180aXXXX 28 |
| 56 | #define SUBSYS_180bXXXX 29 |
| 57 | #define SUBSYS_NO_SUPPORT 99 |
| 58 | |
| 59 | /* GCE General Purpose Register (GPR) support |
| 60 | * Leave note for scenario usage here |
| 61 | */ |
| 62 | /* GCE: write mask */ |
| 63 | #define GCE_GPR_R00 0x00 |
| 64 | #define GCE_GPR_R01 0x01 |
| 65 | /* MDP: P1: JPEG dest */ |
| 66 | #define GCE_GPR_R02 0x02 |
| 67 | #define GCE_GPR_R03 0x03 |
| 68 | /* MDP: PQ color */ |
| 69 | #define GCE_GPR_R04 0x04 |
| 70 | /* MDP: 2D sharpness */ |
| 71 | #define GCE_GPR_R05 0x05 |
| 72 | /* DISP: poll esd */ |
| 73 | #define GCE_GPR_R06 0x06 |
| 74 | #define GCE_GPR_R07 0x07 |
| 75 | /* MDP: P4: 2D sharpness dst */ |
| 76 | #define GCE_GPR_R08 0x08 |
| 77 | #define GCE_GPR_R09 0x09 |
| 78 | /* VCU: poll with timeout for GPR timer */ |
| 79 | #define GCE_GPR_R10 0x0A |
| 80 | #define GCE_GPR_R11 0x0B |
| 81 | /* CMDQ: debug */ |
| 82 | #define GCE_GPR_R12 0x0C |
| 83 | #define GCE_GPR_R13 0x0D |
| 84 | /* CMDQ: P7: debug */ |
| 85 | #define GCE_GPR_R14 0x0E |
| 86 | #define GCE_GPR_R15 0x0F |
| 87 | |
| 88 | /* GCE hardware events */ |
| 89 | #define CMDQ_EVENT_ISP_FRAME_DONE_A 65 |
| 90 | #define CMDQ_EVENT_ISP_FRAME_DONE_B 66 |
| 91 | #define CMDQ_EVENT_CAMSV1_PASS1_DONE 70 |
| 92 | #define CMDQ_EVENT_CAMSV2_PASS1_DONE 71 |
| 93 | #define CMDQ_EVENT_CAMSV3_PASS1_DONE 72 |
| 94 | #define CMDQ_EVENT_MRAW_0_PASS1_DONE 73 |
| 95 | #define CMDQ_EVENT_SENINF_CAM0_FIFO_FULL 75 |
| 96 | #define CMDQ_EVENT_SENINF_CAM1_FIFO_FULL 76 |
| 97 | #define CMDQ_EVENT_SENINF_CAM2_FIFO_FULL 77 |
| 98 | #define CMDQ_EVENT_SENINF_CAM3_FIFO_FULL 78 |
| 99 | #define CMDQ_EVENT_SENINF_CAM4_FIFO_FULL 79 |
| 100 | #define CMDQ_EVENT_SENINF_CAM5_FIFO_FULL 80 |
| 101 | #define CMDQ_EVENT_SENINF_CAM6_FIFO_FULL 81 |
| 102 | #define CMDQ_EVENT_SENINF_CAM7_FIFO_FULL 82 |
| 103 | #define CMDQ_EVENT_SENINF_CAM8_FIFO_FULL 83 |
| 104 | #define CMDQ_EVENT_SENINF_CAM9_FIFO_FULL 84 |
| 105 | #define CMDQ_EVENT_SENINF_CAM10_FIFO_FULL 85 |
| 106 | #define CMDQ_EVENT_SENINF_CAM11_FIFO_FULL 86 |
| 107 | #define CMDQ_EVENT_SENINF_CAM12_FIFO_FULL 87 |
| 108 | #define CMDQ_EVENT_TG_OVRUN_A_INT 88 |
| 109 | #define CMDQ_EVENT_DMA_R1_ERROR_A_INT 89 |
| 110 | #define CMDQ_EVENT_TG_OVRUN_B_INT 90 |
| 111 | #define CMDQ_EVENT_DMA_R1_ERROR_B_INT 91 |
| 112 | #define CMDQ_EVENT_TG_OVRUN_M0_INT 94 |
| 113 | #define CMDQ_EVENT_DMA_R1_ERROR_M0_INT 95 |
| 114 | #define CMDQ_EVENT_TG_GRABERR_M0_INT 96 |
| 115 | #define CMDQ_EVENT_TG_GRABERR_A_INT 98 |
| 116 | #define CMDQ_EVENT_CQ_VR_SNAP_A_INT 99 |
| 117 | #define CMDQ_EVENT_TG_GRABERR_B_INT 100 |
| 118 | #define CMDQ_EVENT_CQ_VR_SNAP_B_INT 101 |
| 119 | #define CMDQ_EVENT_VENC_CMDQ_FRAME_DONE 129 |
| 120 | #define CMDQ_EVENT_VENC_CMDQ_PAUSE_DONE 130 |
| 121 | #define CMDQ_EVENT_JPGENC_CMDQ_DONE 131 |
| 122 | #define CMDQ_EVENT_VENC_CMDQ_MB_DONE 132 |
| 123 | #define CMDQ_EVENT_VENC_CMDQ_128BYTE_CNT_DONE 133 |
| 124 | #define CMDQ_EVENT_VENC_CMDQ_PPS_DONE 136 |
| 125 | #define CMDQ_EVENT_VENC_CMDQ_SPS_DONE 137 |
| 126 | #define CMDQ_EVENT_VENC_CMDQ_VPS_DONE 138 |
| 127 | #define CMDQ_EVENT_VDEC_CORE0_SOF_0 160 |
| 128 | #define CMDQ_EVENT_VDEC_CORE0_FRAME_DONE_0 161 |
| 129 | #define CMDQ_EVENT_VDEC_CORE0_FRAME_DONE_1 162 |
| 130 | #define CMDQ_EVENT_VDEC_CORE0_FRAME_DONE_2 163 |
| 131 | #define CMDQ_EVENT_VDEC_CORE0_FRAME_DONE_3 164 |
| 132 | #define CMDQ_EVENT_VDEC_CORE0_FRAME_DONE_4 165 |
| 133 | #define CMDQ_EVENT_VDEC_CORE0_FRAME_DONE_5 166 |
| 134 | #define CMDQ_EVENT_VDEC_CORE0_FRAME_DONE_6 167 |
| 135 | #define CMDQ_EVENT_VDEC_CORE0_ENG_EVENT_0 168 |
| 136 | #define CMDQ_EVENT_VDEC_CORE0_ENG_EVENT_1 169 |
| 137 | #define CMDQ_EVENT_VDEC_CORE0_ENG_EVENT_2 170 |
| 138 | #define CMDQ_EVENT_VDEC_CORE0_ENG_EVENT_3 171 |
| 139 | #define CMDQ_EVENT_VDEC_CORE0_ENG_EVENT_4 172 |
| 140 | #define CMDQ_EVENT_VDEC_CORE0_ENG_EVENT_5 173 |
| 141 | #define CMDQ_EVENT_VDEC_CORE0_ENG_EVENT_6 174 |
| 142 | #define CMDQ_EVENT_VDEC_CORE0_ENG_EVENT_7 175 |
| 143 | #define CMDQ_EVENT_FDVT_DONE 177 |
| 144 | #define CMDQ_EVENT_RSC_DONE 179 |
| 145 | #define CMDQ_EVENT_DVS_DONE_ASYNC_SHOT 180 |
| 146 | #define CMDQ_EVENT_DVP_DONE_ASYNC_SHOT 181 |
| 147 | #define CMDQ_EVENT_IMG2_MFB_DONE_LINK_MISC 214 |
| 148 | #define CMDQ_EVENT_IMG2_WPE_A_DONE_LINK_MISC 215 |
| 149 | #define CMDQ_EVENT_IMG2_MSS_DONE_LINK_MISC 216 |
| 150 | #define CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_0 225 |
| 151 | #define CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_1 226 |
| 152 | #define CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_2 227 |
| 153 | #define CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_3 228 |
| 154 | #define CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_4 229 |
| 155 | #define CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_5 230 |
| 156 | #define CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_6 231 |
| 157 | #define CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_7 232 |
| 158 | #define CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_8 233 |
| 159 | #define CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_9 234 |
| 160 | #define CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_10 235 |
| 161 | #define CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_11 236 |
| 162 | #define CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_12 237 |
| 163 | #define CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_13 238 |
| 164 | #define CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_14 239 |
| 165 | #define CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_15 240 |
| 166 | #define CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_16 241 |
| 167 | #define CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_17 242 |
| 168 | #define CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_18 243 |
| 169 | #define CMDQ_EVENT_IMG1_DIP_DMA_ERR_EVENT 244 |
| 170 | #define CMDQ_EVENT_MDP_RDMA0_SOF 256 |
| 171 | #define CMDQ_EVENT_MDP_RDMA1_SOF 257 |
| 172 | #define CMDQ_EVENT_MDP_AAL0_SOF 258 |
| 173 | #define CMDQ_EVENT_MDP_AAL1_SOF 259 |
| 174 | #define CMDQ_EVENT_MDP_HDR0_SOF 260 |
| 175 | #define CMDQ_EVENT_MDP_RSZ0_SOF 261 |
| 176 | #define CMDQ_EVENT_MDP_RSZ1_SOF 262 |
| 177 | #define CMDQ_EVENT_MDP_WROT0_SOF 263 |
| 178 | #define CMDQ_EVENT_MDP_WROT1_SOF 264 |
| 179 | #define CMDQ_EVENT_MDP_TDSHP0_SOF 265 |
| 180 | #define CMDQ_EVENT_MDP_TDSHP1_SOF 266 |
| 181 | #define CMDQ_EVENT_IMG_DL_RELAY0_SOF 267 |
| 182 | #define CMDQ_EVENT_IMG_DL_RELAY1_SOF 268 |
| 183 | #define CMDQ_EVENT_MDP_COLOR0_SOF 269 |
| 184 | #define CMDQ_EVENT_MDP_WROT1_FRAME_DONE 290 |
| 185 | #define CMDQ_EVENT_MDP_WROT0_FRAME_DONE 291 |
| 186 | #define CMDQ_EVENT_MDP_TDSHP1_FRAME_DONE 294 |
| 187 | #define CMDQ_EVENT_MDP_TDSHP0_FRAME_DONE 295 |
| 188 | #define CMDQ_EVENT_MDP_RSZ1_FRAME_DONE 298 |
| 189 | #define CMDQ_EVENT_MDP_RSZ0_FRAME_DONE 299 |
| 190 | #define CMDQ_EVENT_MDP_RDMA1_FRAME_DONE 302 |
| 191 | #define CMDQ_EVENT_MDP_RDMA0_FRAME_DONE 303 |
| 192 | #define CMDQ_EVENT_MDP_HDR0_FRAME_DONE 305 |
| 193 | #define CMDQ_EVENT_MDP_COLOR0_FRAME_DONE 306 |
| 194 | #define CMDQ_EVENT_MDP_AAL1_FRAME_DONE 309 |
| 195 | #define CMDQ_EVENT_MDP_AAL0_FRAME_DONE 310 |
| 196 | #define CMDQ_EVENT_MDP_STREAM_DONE_ENG_EVENT_0 320 |
| 197 | #define CMDQ_EVENT_MDP_STREAM_DONE_ENG_EVENT_1 321 |
| 198 | #define CMDQ_EVENT_MDP_STREAM_DONE_ENG_EVENT_2 322 |
| 199 | #define CMDQ_EVENT_MDP_STREAM_DONE_ENG_EVENT_3 323 |
| 200 | #define CMDQ_EVENT_MDP_STREAM_DONE_ENG_EVENT_4 324 |
| 201 | #define CMDQ_EVENT_MDP_STREAM_DONE_ENG_EVENT_5 325 |
| 202 | #define CMDQ_EVENT_MDP_STREAM_DONE_ENG_EVENT_6 326 |
| 203 | #define CMDQ_EVENT_MDP_STREAM_DONE_ENG_EVENT_7 327 |
| 204 | #define CMDQ_EVENT_MDP_STREAM_DONE_ENG_EVENT_8 328 |
| 205 | #define CMDQ_EVENT_MDP_STREAM_DONE_ENG_EVENT_9 329 |
| 206 | #define CMDQ_EVENT_MDP_STREAM_DONE_ENG_EVENT_10 330 |
| 207 | #define CMDQ_EVENT_MDP_STREAM_DONE_ENG_EVENT_11 331 |
| 208 | #define CMDQ_EVENT_MDP_STREAM_DONE_ENG_EVENT_12 332 |
| 209 | #define CMDQ_EVENT_MDP_STREAM_DONE_ENG_EVENT_13 333 |
| 210 | #define CMDQ_EVENT_MDP_STREAM_DONE_ENG_EVENT_14 334 |
| 211 | #define CMDQ_EVENT_MDP_STREAM_DONE_ENG_EVENT_15 335 |
| 212 | #define CMDQ_EVENT_MDP_WROT1_SW_RST_DONE_ENG_EVENT 338 |
| 213 | #define CMDQ_EVENT_MDP_WROT0_SW_RST_DONE_ENG_EVENT 339 |
| 214 | #define CMDQ_EVENT_MDP_RDMA1_SW_RST_DONE_ENG_EVENT 342 |
| 215 | #define CMDQ_EVENT_MDP_RDMA0_SW_RST_DONE_ENG_EVENT 343 |
| 216 | #define CMDQ_EVENT_DISP_OVL0_SOF 384 |
| 217 | #define CMDQ_EVENT_DISP_OVL0_2L_SOF 385 |
| 218 | #define CMDQ_EVENT_DISP_RDMA0_SOF 386 |
| 219 | #define CMDQ_EVENT_DISP_RSZ0_SOF 387 |
| 220 | #define CMDQ_EVENT_DISP_COLOR0_SOF 388 |
| 221 | #define CMDQ_EVENT_DISP_CCORR0_SOF 389 |
| 222 | #define CMDQ_EVENT_DISP_CCORR1_SOF 390 |
| 223 | #define CMDQ_EVENT_DISP_AAL0_SOF 391 |
| 224 | #define CMDQ_EVENT_DISP_GAMMA0_SOF 392 |
| 225 | #define CMDQ_EVENT_DISP_POSTMASK0_SOF 393 |
| 226 | #define CMDQ_EVENT_DISP_DITHER0_SOF 394 |
| 227 | #define CMDQ_EVENT_DISP_CM0_SOF 395 |
| 228 | #define CMDQ_EVENT_DISP_SPR0_SOF 396 |
| 229 | #define CMDQ_EVENT_DISP_DSC_WRAP0_SOF 397 |
| 230 | #define CMDQ_EVENT_DSI0_SOF 398 |
| 231 | #define CMDQ_EVENT_DISP_WDMA0_SOF 399 |
| 232 | #define CMDQ_EVENT_DISP_PWM0_SOF 400 |
| 233 | #define CMDQ_EVENT_MUTEX_SOF_17 401 |
| 234 | #define CMDQ_EVENT_MUTEX_SOF_18 402 |
| 235 | #define CMDQ_EVENT_MUTEX_SOF_19 403 |
| 236 | #define CMDQ_EVENT_MUTEX_SOF_20 404 |
| 237 | #define CMDQ_EVENT_MUTEX_SOF_21 405 |
| 238 | #define CMDQ_EVENT_MUTEX_SOF_22 406 |
| 239 | #define CMDQ_EVENT_MUTEX_SOF_23 407 |
| 240 | #define CMDQ_EVENT_MUTEX_SOF_24 408 |
| 241 | #define CMDQ_EVENT_MUTEX_SOF_25 409 |
| 242 | #define CMDQ_EVENT_DSI0_FRAME_DONE 410 |
| 243 | #define CMDQ_EVENT_DISP_WDMA0_FRAME_DONE 411 |
| 244 | #define CMDQ_EVENT_DISP_SPR0_FRAME_DONE 412 |
| 245 | #define CMDQ_EVENT_DISP_RSZ0_FRAME_DONE 413 |
| 246 | #define CMDQ_EVENT_DISP_RDMA0_FRAME_DONE 414 |
| 247 | #define CMDQ_EVENT_DISP_POSTMASK0_FRAME_DONE 415 |
| 248 | #define CMDQ_EVENT_DISP_OVL0_FRAME_DONE 416 |
| 249 | #define CMDQ_EVENT_DISP_OVL0_2L_FRAME_DONE 417 |
| 250 | #define CMDQ_EVENT_DISP_GAMMA0_FRAME_DONE 418 |
| 251 | #define CMDQ_EVENT_DISP_DSC_WRAP0_CORE1_FRAME_DONE 419 |
| 252 | #define CMDQ_EVENT_DISP_DSC_WRAP0_CORE0_FRAME_DONE 420 |
| 253 | #define CMDQ_EVENT_DISP_DITHER0_FRAME_DONE 421 |
| 254 | #define CMDQ_EVENT_DISP_COLOR0_FRAME_DONE 422 |
| 255 | #define CMDQ_EVENT_DISP_CM0_FRAME_DONE 423 |
| 256 | #define CMDQ_EVENT_DISP_CCORR1_FRAME_DONE 424 |
| 257 | #define CMDQ_EVENT_DISP_CCORR0_FRAME_DONE 425 |
| 258 | #define CMDQ_EVENT_DISP_AAL0_FRAME_DONE 426 |
| 259 | #define CMDQ_EVENT_DISP_STREAM_DONE_ENG_EVENT_0 434 |
| 260 | #define CMDQ_EVENT_DISP_STREAM_DONE_ENG_EVENT_1 435 |
| 261 | #define CMDQ_EVENT_DISP_STREAM_DONE_ENG_EVENT_2 436 |
| 262 | #define CMDQ_EVENT_DISP_STREAM_DONE_ENG_EVENT_3 437 |
| 263 | #define CMDQ_EVENT_DISP_STREAM_DONE_ENG_EVENT_4 438 |
| 264 | #define CMDQ_EVENT_DISP_STREAM_DONE_ENG_EVENT_5 439 |
| 265 | #define CMDQ_EVENT_DISP_STREAM_DONE_ENG_EVENT_6 440 |
| 266 | #define CMDQ_EVENT_DISP_STREAM_DONE_ENG_EVENT_7 441 |
| 267 | #define CMDQ_EVENT_DISP_STREAM_DONE_ENG_EVENT_8 442 |
| 268 | #define CMDQ_EVENT_DISP_STREAM_DONE_ENG_EVENT_9 443 |
| 269 | #define CMDQ_EVENT_DISP_STREAM_DONE_ENG_EVENT_10 444 |
| 270 | #define CMDQ_EVENT_DISP_STREAM_DONE_ENG_EVENT_11 445 |
| 271 | #define CMDQ_EVENT_DISP_STREAM_DONE_ENG_EVENT_12 446 |
| 272 | #define CMDQ_EVENT_DISP_STREAM_DONE_ENG_EVENT_13 447 |
| 273 | #define CMDQ_EVENT_DISP_STREAM_DONE_ENG_EVENT_14 448 |
| 274 | #define CMDQ_EVENT_DISP_STREAM_DONE_ENG_EVENT_15 449 |
| 275 | #define CMDQ_EVENT_DSI0_TE_ENG_EVENT 450 |
| 276 | #define CMDQ_EVENT_DSI0_IRQ_ENG_EVENT 451 |
| 277 | #define CMDQ_EVENT_DSI0_DONE_ENG_EVENT 452 |
| 278 | #define CMDQ_EVENT_DISP_WDMA0_SW_RST_DONE_ENG_EVENT 453 |
| 279 | #define CMDQ_EVENT_DISP_SMIASSERT_ENG_EVENT 454 |
| 280 | #define CMDQ_EVENT_DISP_POSTMASK0_RST_DONE_ENG_EVENT 455 |
| 281 | #define CMDQ_EVENT_DISP_OVL0_RST_DONE_ENG_EVENT 456 |
| 282 | #define CMDQ_EVENT_DISP_OVL0_2L_RST_DONE_ENG_EVENT 457 |
| 283 | #define CMDQ_EVENT_BUF_UNDERRUN_ENG_EVENT_0 458 |
| 284 | #define CMDQ_EVENT_BUF_UNDERRUN_ENG_EVENT_1 459 |
| 285 | #define CMDQ_EVENT_BUF_UNDERRUN_ENG_EVENT_2 460 |
| 286 | #define CMDQ_EVENT_BUF_UNDERRUN_ENG_EVENT_3 461 |
| 287 | #define CMDQ_EVENT_BUF_UNDERRUN_ENG_EVENT_4 462 |
| 288 | #define CMDQ_EVENT_BUF_UNDERRUN_ENG_EVENT_5 463 |
| 289 | #define CMDQ_EVENT_BUF_UNDERRUN_ENG_EVENT_6 464 |
| 290 | #define CMDQ_EVENT_BUF_UNDERRUN_ENG_EVENT_7 465 |
| 291 | #define CMDQ_EVENT_OUT_EVENT_0 898 |
| 292 | |
| 293 | /* CMDQ sw tokens |
| 294 | * Following definitions are gce sw token which may use by clients |
| 295 | * event operation API. |
| 296 | * Note that token 512 to 639 may set secure |
| 297 | */ |
| 298 | |
| 299 | /* end of hw event and begin of sw token */ |
| 300 | #define CMDQ_MAX_HW_EVENT 512 |
| 301 | |
| 302 | /* Config thread notify trigger thread */ |
| 303 | #define CMDQ_SYNC_TOKEN_CONFIG_DIRTY 640 |
| 304 | /* Trigger thread notify config thread */ |
| 305 | #define CMDQ_SYNC_TOKEN_STREAM_EOF 641 |
| 306 | /* Block Trigger thread until the ESD check finishes. */ |
| 307 | #define CMDQ_SYNC_TOKEN_ESD_EOF 642 |
| 308 | #define CMDQ_SYNC_TOKEN_STREAM_BLOCK 643 |
| 309 | /* check CABC setup finish */ |
| 310 | #define CMDQ_SYNC_TOKEN_CABC_EOF 644 |
| 311 | |
| 312 | /* Notify normal CMDQ there are some secure task done |
| 313 | * MUST NOT CHANGE, this token sync with secure world |
| 314 | */ |
| 315 | #define CMDQ_SYNC_SECURE_THR_EOF 647 |
| 316 | |
| 317 | /* CMDQ use sw token */ |
| 318 | #define CMDQ_SYNC_TOKEN_USER_0 649 |
| 319 | #define CMDQ_SYNC_TOKEN_USER_1 650 |
| 320 | #define CMDQ_SYNC_TOKEN_POLL_MONITOR 651 |
| 321 | #define CMDQ_SYNC_TOKEN_TPR_LOCK 652 |
| 322 | |
| 323 | /* ISP sw token */ |
| 324 | #define CMDQ_SYNC_TOKEN_MSS 665 |
| 325 | #define CMDQ_SYNC_TOKEN_MSF 666 |
| 326 | |
| 327 | /* DISP sw token */ |
| 328 | #define CMDQ_SYNC_TOKEN_SODI 671 |
| 329 | |
| 330 | /* GPR access tokens (for HW register backup) |
| 331 | * There are 15 32-bit GPR, 3 GPR form a set |
| 332 | * (64-bit for address, 32-bit for value) |
| 333 | * MUST NOT CHANGE, these tokens sync with MDP |
| 334 | */ |
| 335 | #define CMDQ_SYNC_TOKEN_GPR_SET_0 700 |
| 336 | #define CMDQ_SYNC_TOKEN_GPR_SET_1 701 |
| 337 | #define CMDQ_SYNC_TOKEN_GPR_SET_2 702 |
| 338 | #define CMDQ_SYNC_TOKEN_GPR_SET_3 703 |
| 339 | #define CMDQ_SYNC_TOKEN_GPR_SET_4 704 |
| 340 | |
| 341 | /* Resource lock event to control resource in GCE thread */ |
| 342 | #define CMDQ_SYNC_RESOURCE_WROT0 710 |
| 343 | #define CMDQ_SYNC_RESOURCE_WROT1 711 |
| 344 | |
| 345 | /* event for gpr timer, used in sleep and poll with timeout */ |
| 346 | #define CMDQ_TOKEN_GPR_TIMER_R0 994 |
| 347 | #define CMDQ_TOKEN_GPR_TIMER_R1 995 |
| 348 | #define CMDQ_TOKEN_GPR_TIMER_R2 996 |
| 349 | #define CMDQ_TOKEN_GPR_TIMER_R3 997 |
| 350 | #define CMDQ_TOKEN_GPR_TIMER_R4 998 |
| 351 | #define CMDQ_TOKEN_GPR_TIMER_R5 999 |
| 352 | #define CMDQ_TOKEN_GPR_TIMER_R6 1000 |
| 353 | #define CMDQ_TOKEN_GPR_TIMER_R7 1001 |
| 354 | #define CMDQ_TOKEN_GPR_TIMER_R8 1002 |
| 355 | #define CMDQ_TOKEN_GPR_TIMER_R9 1003 |
| 356 | #define CMDQ_TOKEN_GPR_TIMER_R10 1004 |
| 357 | #define CMDQ_TOKEN_GPR_TIMER_R11 1005 |
| 358 | #define CMDQ_TOKEN_GPR_TIMER_R12 1006 |
| 359 | #define CMDQ_TOKEN_GPR_TIMER_R13 1007 |
| 360 | #define CMDQ_TOKEN_GPR_TIMER_R14 1008 |
| 361 | #define CMDQ_TOKEN_GPR_TIMER_R15 1009 |
| 362 | |
| 363 | #define CMDQ_EVENT_MAX 0x3FF |
| 364 | /* CMDQ sw tokens END */ |
| 365 | |
| 366 | |
| 367 | #endif |
| 368 | |