| /***************************************************************************** |
| * Copyright Statement: |
| * -------------------- |
| * This software is protected by Copyright and the information contained |
| * herein is confidential. The software may not be copied and the information |
| * contained herein may not be used or disclosed except with the written |
| * permission of MediaTek Inc. (C) 2016 |
| * |
| * BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES |
| * THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE") |
| * RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON |
| * AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES, |
| * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF |
| * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT. |
| * NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE |
| * SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR |
| * SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH |
| * THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO |
| * NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S |
| * SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM. |
| * |
| * BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE |
| * LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE, |
| * AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE, |
| * OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO |
| * MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE. |
| * |
| * THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE |
| * WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF |
| * LAWS PRINCIPLES. ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND |
| * RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER |
| * THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC). |
| * |
| *****************************************************************************/ |
| #ifndef _CPH_C2K_RXDFE_FCIMM_H_ |
| #define _CPH_C2K_RXDFE_FCIMM_H_ |
| |
| |
| typedef volatile unsigned short* SRAMADDR; /* SRAM addr is 16 bits */ |
| typedef volatile unsigned short SRAMDATA; /* SRAM data is 16 bits */ |
| typedef volatile unsigned short* APBADDR; /* APB addr is 16 bits */ |
| typedef volatile unsigned short APBDATA; /* APB data is 16 bits */ |
| typedef volatile unsigned long* APBADDR32; /* APB addr is 32 bits */ |
| typedef volatile unsigned long APBDATA32; /* APB data is 32 bits */ |
| typedef volatile unsigned short* DPRAMADDR; /* DPRAM addr is 16 bits */ |
| typedef volatile signed short* DPRAMADDR_S; /* DPRAM addr is 16 bits */ |
| typedef volatile unsigned short DPRAMDATA; /* DPRAM data is 16 bits */ |
| |
| |
| #define RXDFE_FC_IMM_REG_BASE (0xA70C0000) |
| |
| #define RXDFE_FC_IMM_end (RXDFE_FC_IMM_REG_BASE + 0xFFFC + 1*4) |
| |
| |
| |
| #define RXDFE_FC_DATE ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8000)) |
| #define RXDFE_FC_CON ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8004)) |
| #define RXDFE_FC_MIXED_IF_CON ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8008)) |
| #define RXDFE_FC_TEST_IN_CON ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x800C)) |
| #define RXDFE_FC_TEST_IN_STEP_SIZE ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8010)) |
| #define RXDFE_FC_TEST_IN_STEP_INIT ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8014)) |
| #define RXDFE_FC_TEST_IN_CON_IQ ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8018)) |
| #define RXDFE_FC_TEST_IN_DC ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x801C)) |
| #define RXDFE_FC_TEST_MUQ_IN_CON ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8020)) |
| #define RXDFE_FC_TEST_MUQ_IN_STEP ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8024)) |
| #define RXDFE_FC_TEST_MUQ_IN_DC ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8028)) |
| #define RXDFE_FC_TEST_OUT_CON ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x802C)) |
| #define RXDFE_FC_TEST_OUT_ALPHA ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8030)) |
| #define RXDFE_FC_TEST_FORCE_OFF ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8034)) |
| #define RXDFE_FC_SW_WIN ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8038)) |
| #define RXDFE_FC_SW_INI_TRG ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x803C)) |
| #define RXDFE_FC_TEST_NBIF_INI_SEL_P0_A0 ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8040)) |
| #define RXDFE_FC_TEST_NBIF_INI_I_P0_A0 ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8044)) |
| #define RXDFE_FC_TEST_NBIF_INI_Q_P0_A0 ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8048)) |
| #define RXDFE_FC_TEST_NBIF_INI_SEL_P0_A1 ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x804C)) |
| #define RXDFE_FC_TEST_NBIF_INI_I_P0_A1 ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8050)) |
| #define RXDFE_FC_TEST_NBIF_INI_Q_P0_A1 ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8054)) |
| #define RXDFE_FC_TEST_NBIF_INI_SEL_P1_A0 ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8058)) |
| #define RXDFE_FC_TEST_NBIF_INI_I_P1_A0 ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x805C)) |
| #define RXDFE_FC_TEST_NBIF_INI_Q_P1_A0 ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8060)) |
| #define RXDFE_FC_TEST_NBIF_INI_SEL_P1_A1 ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8064)) |
| #define RXDFE_FC_TEST_NBIF_INI_I_P1_A1 ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8068)) |
| #define RXDFE_FC_TEST_NBIF_INI_Q_P1_A1 ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x806C)) |
| #define RXDFE_FC_TEST_NCO_INI_PH_C0_A0 ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8070)) |
| #define RXDFE_FC_TEST_NCO_INI_PH_C0_A1 ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8074)) |
| #define RXDFE_FC_TEST_NCO_INI_PH_C1_A0 ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8078)) |
| #define RXDFE_FC_TEST_NCO_INI_PH_C1_A1 ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x807C)) |
| #define RXDFE_FC_MS_WB_LPF_0 ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8800)) |
| #define RXDFE_FC_MS_WB_LPF_1 ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8804)) |
| #define RXDFE_FC_INFO_AGCIF_REG(n) ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x9000 + (n)*4)) //n is from 0 to 63 |
| #define RXDFE_FC_INFO_TEST_OUT_DATA_0 ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x9400)) |
| #define RXDFE_FC_INFO_TEST_OUT_DATA_1 ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x9404)) |
| #define RXDFE_FC_INFO_CRC32_OUT ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x9408)) |
| #define RXDFE_FC_INFO_ALPHA_OUT ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x940C)) |
| #define RXDFE_FC_INFO_EDGE_COUNT_FC_ADC_WIN ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x9410)) |
| #define RXDFE_FC_INFO_EDGE_COUNT_FC_P_WIN ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x9414)) |
| #define RXDFE_FC_INFO_EDGE_COUNT_FC_C_WIN ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x9418)) |
| #define RXDFE_FC_INFO_EDGE_COUNT_FC_NCO_WIN ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x941C)) |
| #define RXDFE_FC_INFO_EDGE_COUNT_FC_CS_WIN ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x9420)) |
| #define RXDFE_FC_INFO_EDGE_COUNT_FC_P_INI_TRG ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x9424)) |
| #define RXDFE_FC_INFO_EDGE_COUNT_FC_C_INI_TRG ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x9428)) |
| #define RXDFE_FC_INFO_EDGE_COUNT_RXDFE ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x942C)) |
| #define RXDFE_FC_INFO_EDGE_COUNT_LWT_TIMER ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x9430)) |
| #define RXDFE_FC_INFO_EDGE_COUNT_C_TIMER ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x9434)) |
| #define RXDFE_FC_FPGA ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0xF000)) |
| #define RXDFE_FC_RESERVED ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0xFFFC)) |
| |
| |
| #define RXDFE_FC_DATE_RXDFE_FC_DATE_LSB (0) |
| #define RXDFE_FC_DATE_RXDFE_FC_DATE_WIDTH (32) |
| #define RXDFE_FC_DATE_RXDFE_FC_DATE_MASK (0xFFFFFFFF) |
| |
| #define RXDFE_FC_CON_CONFIG_SRC_SEL_LSB (0) |
| #define RXDFE_FC_CON_CONFIG_SRC_SEL_WIDTH (1) |
| #define RXDFE_FC_CON_CONFIG_SRC_SEL_MASK (0x00000001) |
| #define RXDFE_FC_CON_CONFIG_SRC_SEL_BIT (0x00000001) |
| |
| #define RXDFE_FC_MIXED_IF_CON_MIXED_IF_RPTR_INI_LSB (0) |
| #define RXDFE_FC_MIXED_IF_CON_MIXED_IF_RPTR_INI_WIDTH (3) |
| #define RXDFE_FC_MIXED_IF_CON_MIXED_IF_RPTR_INI_MASK (0x00000007) |
| |
| #define RXDFE_FC_TEST_IN_CON_TEST_IN_EN_LSB (31) |
| #define RXDFE_FC_TEST_IN_CON_TEST_IN_EN_WIDTH (1) |
| #define RXDFE_FC_TEST_IN_CON_TEST_IN_EN_MASK (0x80000000) |
| #define RXDFE_FC_TEST_IN_CON_TEST_IN_EN_BIT (0x80000000) |
| |
| #define RXDFE_FC_TEST_IN_CON_TEST_IN_WIN_LSB (8) |
| #define RXDFE_FC_TEST_IN_CON_TEST_IN_WIN_WIDTH (4) |
| #define RXDFE_FC_TEST_IN_CON_TEST_IN_WIN_MASK (0x00000F00) |
| |
| #define RXDFE_FC_TEST_IN_CON_TEST_IN_RATE_LSB (4) |
| #define RXDFE_FC_TEST_IN_CON_TEST_IN_RATE_WIDTH (4) |
| #define RXDFE_FC_TEST_IN_CON_TEST_IN_RATE_MASK (0x000000F0) |
| |
| #define RXDFE_FC_TEST_IN_CON_TEST_P_IN_EN_LSB (0) |
| #define RXDFE_FC_TEST_IN_CON_TEST_P_IN_EN_WIDTH (2) |
| #define RXDFE_FC_TEST_IN_CON_TEST_P_IN_EN_MASK (0x00000003) |
| |
| #define RXDFE_FC_TEST_IN_STEP_SIZE_TEST_IN_Q_STEP_SIZE_LSB (16) |
| #define RXDFE_FC_TEST_IN_STEP_SIZE_TEST_IN_Q_STEP_SIZE_WIDTH (10) |
| #define RXDFE_FC_TEST_IN_STEP_SIZE_TEST_IN_Q_STEP_SIZE_MASK (0x03FF0000) |
| |
| #define RXDFE_FC_TEST_IN_STEP_SIZE_TEST_IN_I_STEP_SIZE_LSB (0) |
| #define RXDFE_FC_TEST_IN_STEP_SIZE_TEST_IN_I_STEP_SIZE_WIDTH (10) |
| #define RXDFE_FC_TEST_IN_STEP_SIZE_TEST_IN_I_STEP_SIZE_MASK (0x000003FF) |
| |
| #define RXDFE_FC_TEST_IN_STEP_INIT_TEST_IN_Q_STEP_INIT_LSB (16) |
| #define RXDFE_FC_TEST_IN_STEP_INIT_TEST_IN_Q_STEP_INIT_WIDTH (10) |
| #define RXDFE_FC_TEST_IN_STEP_INIT_TEST_IN_Q_STEP_INIT_MASK (0x03FF0000) |
| |
| #define RXDFE_FC_TEST_IN_STEP_INIT_TEST_IN_I_STEP_INIT_LSB (0) |
| #define RXDFE_FC_TEST_IN_STEP_INIT_TEST_IN_I_STEP_INIT_WIDTH (10) |
| #define RXDFE_FC_TEST_IN_STEP_INIT_TEST_IN_I_STEP_INIT_MASK (0x000003FF) |
| |
| #define RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_Q_SCALE_LSB (24) |
| #define RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_Q_SCALE_WIDTH (4) |
| #define RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_Q_SCALE_MASK (0x0F000000) |
| |
| #define RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_Q_INV_LSB (20) |
| #define RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_Q_INV_WIDTH (1) |
| #define RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_Q_INV_MASK (0x00100000) |
| #define RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_Q_INV_BIT (0x00100000) |
| |
| #define RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_Q_SEL_LSB (16) |
| #define RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_Q_SEL_WIDTH (2) |
| #define RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_Q_SEL_MASK (0x00030000) |
| |
| #define RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_I_SCALE_LSB (8) |
| #define RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_I_SCALE_WIDTH (4) |
| #define RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_I_SCALE_MASK (0x00000F00) |
| |
| #define RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_I_INV_LSB (4) |
| #define RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_I_INV_WIDTH (1) |
| #define RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_I_INV_MASK (0x00000010) |
| #define RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_I_INV_BIT (0x00000010) |
| |
| #define RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_I_SEL_LSB (0) |
| #define RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_I_SEL_WIDTH (2) |
| #define RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_I_SEL_MASK (0x00000003) |
| |
| #define RXDFE_FC_TEST_IN_DC_TEST_IN_Q_DC_LSB (16) |
| #define RXDFE_FC_TEST_IN_DC_TEST_IN_Q_DC_WIDTH (15) |
| #define RXDFE_FC_TEST_IN_DC_TEST_IN_Q_DC_MASK (0x7FFF0000) |
| |
| #define RXDFE_FC_TEST_IN_DC_TEST_IN_I_DC_LSB (0) |
| #define RXDFE_FC_TEST_IN_DC_TEST_IN_I_DC_WIDTH (15) |
| #define RXDFE_FC_TEST_IN_DC_TEST_IN_I_DC_MASK (0x00007FFF) |
| |
| #define RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_EN_LSB (31) |
| #define RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_EN_WIDTH (1) |
| #define RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_EN_MASK (0x80000000) |
| #define RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_EN_BIT (0x80000000) |
| |
| #define RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_SCALE_LSB (24) |
| #define RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_SCALE_WIDTH (4) |
| #define RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_SCALE_MASK (0x0F000000) |
| |
| #define RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_INV_LSB (20) |
| #define RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_INV_WIDTH (1) |
| #define RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_INV_MASK (0x00100000) |
| #define RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_INV_BIT (0x00100000) |
| |
| #define RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_SEL_LSB (16) |
| #define RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_SEL_WIDTH (2) |
| #define RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_SEL_MASK (0x00030000) |
| |
| #define RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_WIN_LSB (8) |
| #define RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_WIN_WIDTH (4) |
| #define RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_WIN_MASK (0x00000F00) |
| |
| #define RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_RATE_LSB (4) |
| #define RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_RATE_WIDTH (4) |
| #define RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_RATE_MASK (0x000000F0) |
| |
| #define RXDFE_FC_TEST_MUQ_IN_STEP_TEST_MUQ_IN_STEP_SIZE_LSB (16) |
| #define RXDFE_FC_TEST_MUQ_IN_STEP_TEST_MUQ_IN_STEP_SIZE_WIDTH (10) |
| #define RXDFE_FC_TEST_MUQ_IN_STEP_TEST_MUQ_IN_STEP_SIZE_MASK (0x03FF0000) |
| |
| #define RXDFE_FC_TEST_MUQ_IN_STEP_TEST_MUQ_IN_STEP_INIT_LSB (0) |
| #define RXDFE_FC_TEST_MUQ_IN_STEP_TEST_MUQ_IN_STEP_INIT_WIDTH (10) |
| #define RXDFE_FC_TEST_MUQ_IN_STEP_TEST_MUQ_IN_STEP_INIT_MASK (0x000003FF) |
| |
| #define RXDFE_FC_TEST_MUQ_IN_DC_TEST_MUQ_IN_DC_LSB (0) |
| #define RXDFE_FC_TEST_MUQ_IN_DC_TEST_MUQ_IN_DC_WIDTH (15) |
| #define RXDFE_FC_TEST_MUQ_IN_DC_TEST_MUQ_IN_DC_MASK (0x00007FFF) |
| |
| #define RXDFE_FC_TEST_OUT_CON_TEST_OUT_EN_LSB (31) |
| #define RXDFE_FC_TEST_OUT_CON_TEST_OUT_EN_WIDTH (1) |
| #define RXDFE_FC_TEST_OUT_CON_TEST_OUT_EN_MASK (0x80000000) |
| #define RXDFE_FC_TEST_OUT_CON_TEST_OUT_EN_BIT (0x80000000) |
| |
| #define RXDFE_FC_TEST_OUT_CON_TEST_OUT_WIN_LSB (20) |
| #define RXDFE_FC_TEST_OUT_CON_TEST_OUT_WIN_WIDTH (4) |
| #define RXDFE_FC_TEST_OUT_CON_TEST_OUT_WIN_MASK (0x00F00000) |
| |
| #define RXDFE_FC_TEST_OUT_CON_TEST_OUT_RATE_LSB (16) |
| #define RXDFE_FC_TEST_OUT_CON_TEST_OUT_RATE_WIDTH (4) |
| #define RXDFE_FC_TEST_OUT_CON_TEST_OUT_RATE_MASK (0x000F0000) |
| |
| #define RXDFE_FC_TEST_OUT_CON_TEST_OUT_SEL_LSB (8) |
| #define RXDFE_FC_TEST_OUT_CON_TEST_OUT_SEL_WIDTH (5) |
| #define RXDFE_FC_TEST_OUT_CON_TEST_OUT_SEL_MASK (0x00001F00) |
| |
| #define RXDFE_FC_TEST_OUT_CON_TEST_C_OUT_SEL_LSB (4) |
| #define RXDFE_FC_TEST_OUT_CON_TEST_C_OUT_SEL_WIDTH (4) |
| #define RXDFE_FC_TEST_OUT_CON_TEST_C_OUT_SEL_MASK (0x000000F0) |
| |
| #define RXDFE_FC_TEST_OUT_CON_TEST_P_OUT_SEL_LSB (0) |
| #define RXDFE_FC_TEST_OUT_CON_TEST_P_OUT_SEL_WIDTH (4) |
| #define RXDFE_FC_TEST_OUT_CON_TEST_P_OUT_SEL_MASK (0x0000000F) |
| |
| #define RXDFE_FC_TEST_OUT_ALPHA_TEST_OUT_ALPHA_ABS_LSB (8) |
| #define RXDFE_FC_TEST_OUT_ALPHA_TEST_OUT_ALPHA_ABS_WIDTH (1) |
| #define RXDFE_FC_TEST_OUT_ALPHA_TEST_OUT_ALPHA_ABS_MASK (0x00000100) |
| #define RXDFE_FC_TEST_OUT_ALPHA_TEST_OUT_ALPHA_ABS_BIT (0x00000100) |
| |
| #define RXDFE_FC_TEST_OUT_ALPHA_TEST_OUT_ALPHA_LSB (0) |
| #define RXDFE_FC_TEST_OUT_ALPHA_TEST_OUT_ALPHA_WIDTH (3) |
| #define RXDFE_FC_TEST_OUT_ALPHA_TEST_OUT_ALPHA_MASK (0x00000007) |
| |
| #define RXDFE_FC_TEST_FORCE_OFF_TEST_L_ANTI_DROOP_OFF_LSB (4) |
| #define RXDFE_FC_TEST_FORCE_OFF_TEST_L_ANTI_DROOP_OFF_WIDTH (1) |
| #define RXDFE_FC_TEST_FORCE_OFF_TEST_L_ANTI_DROOP_OFF_MASK (0x00000010) |
| #define RXDFE_FC_TEST_FORCE_OFF_TEST_L_ANTI_DROOP_OFF_BIT (0x00000010) |
| |
| #define RXDFE_FC_TEST_FORCE_OFF_TEST_SRC_OFF_LSB (3) |
| #define RXDFE_FC_TEST_FORCE_OFF_TEST_SRC_OFF_WIDTH (1) |
| #define RXDFE_FC_TEST_FORCE_OFF_TEST_SRC_OFF_MASK (0x00000008) |
| #define RXDFE_FC_TEST_FORCE_OFF_TEST_SRC_OFF_BIT (0x00000008) |
| |
| #define RXDFE_FC_TEST_FORCE_OFF_TEST_LWC_DAGC_OFF_LSB (2) |
| #define RXDFE_FC_TEST_FORCE_OFF_TEST_LWC_DAGC_OFF_WIDTH (1) |
| #define RXDFE_FC_TEST_FORCE_OFF_TEST_LWC_DAGC_OFF_MASK (0x00000004) |
| #define RXDFE_FC_TEST_FORCE_OFF_TEST_LWC_DAGC_OFF_BIT (0x00000004) |
| |
| #define RXDFE_FC_TEST_FORCE_OFF_TEST_SRRC_PNAAF_OFF_LSB (1) |
| #define RXDFE_FC_TEST_FORCE_OFF_TEST_SRRC_PNAAF_OFF_WIDTH (1) |
| #define RXDFE_FC_TEST_FORCE_OFF_TEST_SRRC_PNAAF_OFF_MASK (0x00000002) |
| #define RXDFE_FC_TEST_FORCE_OFF_TEST_SRRC_PNAAF_OFF_BIT (0x00000002) |
| |
| #define RXDFE_FC_TEST_FORCE_OFF_TEST_L_POSTNCO_CIC_OFF_LSB (0) |
| #define RXDFE_FC_TEST_FORCE_OFF_TEST_L_POSTNCO_CIC_OFF_WIDTH (1) |
| #define RXDFE_FC_TEST_FORCE_OFF_TEST_L_POSTNCO_CIC_OFF_MASK (0x00000001) |
| #define RXDFE_FC_TEST_FORCE_OFF_TEST_L_POSTNCO_CIC_OFF_BIT (0x00000001) |
| |
| #define RXDFE_FC_SW_WIN_SW_WIN_EN_LSB (31) |
| #define RXDFE_FC_SW_WIN_SW_WIN_EN_WIDTH (1) |
| #define RXDFE_FC_SW_WIN_SW_WIN_EN_MASK (0x80000000) |
| #define RXDFE_FC_SW_WIN_SW_WIN_EN_BIT (0x80000000) |
| |
| #define RXDFE_FC_SW_WIN_SW_CS_WIN_LSB (16) |
| #define RXDFE_FC_SW_WIN_SW_CS_WIN_WIDTH (4) |
| #define RXDFE_FC_SW_WIN_SW_CS_WIN_MASK (0x000F0000) |
| |
| #define RXDFE_FC_SW_WIN_SW_NCO_WIN_LSB (12) |
| #define RXDFE_FC_SW_WIN_SW_NCO_WIN_WIDTH (4) |
| #define RXDFE_FC_SW_WIN_SW_NCO_WIN_MASK (0x0000F000) |
| |
| #define RXDFE_FC_SW_WIN_SW_C_WIN_LSB (8) |
| #define RXDFE_FC_SW_WIN_SW_C_WIN_WIDTH (4) |
| #define RXDFE_FC_SW_WIN_SW_C_WIN_MASK (0x00000F00) |
| |
| #define RXDFE_FC_SW_WIN_SW_P_WIN_LSB (4) |
| #define RXDFE_FC_SW_WIN_SW_P_WIN_WIDTH (4) |
| #define RXDFE_FC_SW_WIN_SW_P_WIN_MASK (0x000000F0) |
| |
| #define RXDFE_FC_SW_WIN_SW_ADC_WIN_LSB (0) |
| #define RXDFE_FC_SW_WIN_SW_ADC_WIN_WIDTH (4) |
| #define RXDFE_FC_SW_WIN_SW_ADC_WIN_MASK (0x0000000F) |
| |
| #define RXDFE_FC_SW_INI_TRG_SW_INI_TRG_EN_LSB (31) |
| #define RXDFE_FC_SW_INI_TRG_SW_INI_TRG_EN_WIDTH (1) |
| #define RXDFE_FC_SW_INI_TRG_SW_INI_TRG_EN_MASK (0x80000000) |
| #define RXDFE_FC_SW_INI_TRG_SW_INI_TRG_EN_BIT (0x80000000) |
| |
| #define RXDFE_FC_SW_INI_TRG_SW_C_INI_TRG_LSB (4) |
| #define RXDFE_FC_SW_INI_TRG_SW_C_INI_TRG_WIDTH (4) |
| #define RXDFE_FC_SW_INI_TRG_SW_C_INI_TRG_MASK (0x000000F0) |
| |
| #define RXDFE_FC_SW_INI_TRG_SW_P_INI_TRG_LSB (0) |
| #define RXDFE_FC_SW_INI_TRG_SW_P_INI_TRG_WIDTH (4) |
| #define RXDFE_FC_SW_INI_TRG_SW_P_INI_TRG_MASK (0x0000000F) |
| |
| #define RXDFE_FC_TEST_NBIF_INI_SEL_P0_A0_NBIF_INI_SPUR_SEL_P0_A0_LSB (0) |
| #define RXDFE_FC_TEST_NBIF_INI_SEL_P0_A0_NBIF_INI_SPUR_SEL_P0_A0_WIDTH (3) |
| #define RXDFE_FC_TEST_NBIF_INI_SEL_P0_A0_NBIF_INI_SPUR_SEL_P0_A0_MASK (0x00000007) |
| |
| #define RXDFE_FC_TEST_NBIF_INI_I_P0_A0_NBIF_INI_ACCU_I_P0_A0_LSB (0) |
| #define RXDFE_FC_TEST_NBIF_INI_I_P0_A0_NBIF_INI_ACCU_I_P0_A0_WIDTH (17) |
| #define RXDFE_FC_TEST_NBIF_INI_I_P0_A0_NBIF_INI_ACCU_I_P0_A0_MASK (0x0001FFFF) |
| |
| #define RXDFE_FC_TEST_NBIF_INI_Q_P0_A0_NBIF_INI_ACCU_Q_P0_A0_LSB (0) |
| #define RXDFE_FC_TEST_NBIF_INI_Q_P0_A0_NBIF_INI_ACCU_Q_P0_A0_WIDTH (17) |
| #define RXDFE_FC_TEST_NBIF_INI_Q_P0_A0_NBIF_INI_ACCU_Q_P0_A0_MASK (0x0001FFFF) |
| |
| #define RXDFE_FC_TEST_NBIF_INI_SEL_P0_A1_NBIF_INI_SPUR_SEL_P0_A1_LSB (0) |
| #define RXDFE_FC_TEST_NBIF_INI_SEL_P0_A1_NBIF_INI_SPUR_SEL_P0_A1_WIDTH (3) |
| #define RXDFE_FC_TEST_NBIF_INI_SEL_P0_A1_NBIF_INI_SPUR_SEL_P0_A1_MASK (0x00000007) |
| |
| #define RXDFE_FC_TEST_NBIF_INI_I_P0_A1_NBIF_INI_ACCU_I_P0_A1_LSB (0) |
| #define RXDFE_FC_TEST_NBIF_INI_I_P0_A1_NBIF_INI_ACCU_I_P0_A1_WIDTH (17) |
| #define RXDFE_FC_TEST_NBIF_INI_I_P0_A1_NBIF_INI_ACCU_I_P0_A1_MASK (0x0001FFFF) |
| |
| #define RXDFE_FC_TEST_NBIF_INI_Q_P0_A1_NBIF_INI_ACCU_Q_P0_A1_LSB (0) |
| #define RXDFE_FC_TEST_NBIF_INI_Q_P0_A1_NBIF_INI_ACCU_Q_P0_A1_WIDTH (17) |
| #define RXDFE_FC_TEST_NBIF_INI_Q_P0_A1_NBIF_INI_ACCU_Q_P0_A1_MASK (0x0001FFFF) |
| |
| #define RXDFE_FC_TEST_NBIF_INI_SEL_P1_A0_NBIF_INI_SPUR_SEL_P1_A0_LSB (0) |
| #define RXDFE_FC_TEST_NBIF_INI_SEL_P1_A0_NBIF_INI_SPUR_SEL_P1_A0_WIDTH (3) |
| #define RXDFE_FC_TEST_NBIF_INI_SEL_P1_A0_NBIF_INI_SPUR_SEL_P1_A0_MASK (0x00000007) |
| |
| #define RXDFE_FC_TEST_NBIF_INI_I_P1_A0_NBIF_INI_ACCU_I_P1_A0_LSB (0) |
| #define RXDFE_FC_TEST_NBIF_INI_I_P1_A0_NBIF_INI_ACCU_I_P1_A0_WIDTH (17) |
| #define RXDFE_FC_TEST_NBIF_INI_I_P1_A0_NBIF_INI_ACCU_I_P1_A0_MASK (0x0001FFFF) |
| |
| #define RXDFE_FC_TEST_NBIF_INI_Q_P1_A0_NBIF_INI_ACCU_Q_P1_A0_LSB (0) |
| #define RXDFE_FC_TEST_NBIF_INI_Q_P1_A0_NBIF_INI_ACCU_Q_P1_A0_WIDTH (17) |
| #define RXDFE_FC_TEST_NBIF_INI_Q_P1_A0_NBIF_INI_ACCU_Q_P1_A0_MASK (0x0001FFFF) |
| |
| #define RXDFE_FC_TEST_NBIF_INI_SEL_P1_A1_NBIF_INI_SPUR_SEL_P1_A1_LSB (0) |
| #define RXDFE_FC_TEST_NBIF_INI_SEL_P1_A1_NBIF_INI_SPUR_SEL_P1_A1_WIDTH (3) |
| #define RXDFE_FC_TEST_NBIF_INI_SEL_P1_A1_NBIF_INI_SPUR_SEL_P1_A1_MASK (0x00000007) |
| |
| #define RXDFE_FC_TEST_NBIF_INI_I_P1_A1_NBIF_INI_ACCU_I_P1_A1_LSB (0) |
| #define RXDFE_FC_TEST_NBIF_INI_I_P1_A1_NBIF_INI_ACCU_I_P1_A1_WIDTH (17) |
| #define RXDFE_FC_TEST_NBIF_INI_I_P1_A1_NBIF_INI_ACCU_I_P1_A1_MASK (0x0001FFFF) |
| |
| #define RXDFE_FC_TEST_NBIF_INI_Q_P1_A1_NBIF_INI_ACCU_Q_P1_A1_LSB (0) |
| #define RXDFE_FC_TEST_NBIF_INI_Q_P1_A1_NBIF_INI_ACCU_Q_P1_A1_WIDTH (17) |
| #define RXDFE_FC_TEST_NBIF_INI_Q_P1_A1_NBIF_INI_ACCU_Q_P1_A1_MASK (0x0001FFFF) |
| |
| #define RXDFE_FC_TEST_NCO_INI_PH_C0_A0_NCO_INI_ACCU_PH_C0_A0_LSB (0) |
| #define RXDFE_FC_TEST_NCO_INI_PH_C0_A0_NCO_INI_ACCU_PH_C0_A0_WIDTH (23) |
| #define RXDFE_FC_TEST_NCO_INI_PH_C0_A0_NCO_INI_ACCU_PH_C0_A0_MASK (0x007FFFFF) |
| |
| #define RXDFE_FC_TEST_NCO_INI_PH_C0_A1_NCO_INI_ACCU_PH_C0_A1_LSB (0) |
| #define RXDFE_FC_TEST_NCO_INI_PH_C0_A1_NCO_INI_ACCU_PH_C0_A1_WIDTH (23) |
| #define RXDFE_FC_TEST_NCO_INI_PH_C0_A1_NCO_INI_ACCU_PH_C0_A1_MASK (0x007FFFFF) |
| |
| #define RXDFE_FC_TEST_NCO_INI_PH_C1_A0_NCO_INI_ACCU_PH_C1_A0_LSB (0) |
| #define RXDFE_FC_TEST_NCO_INI_PH_C1_A0_NCO_INI_ACCU_PH_C1_A0_WIDTH (23) |
| #define RXDFE_FC_TEST_NCO_INI_PH_C1_A0_NCO_INI_ACCU_PH_C1_A0_MASK (0x007FFFFF) |
| |
| #define RXDFE_FC_TEST_NCO_INI_PH_C1_A1_NCO_INI_ACCU_PH_C1_A1_LSB (0) |
| #define RXDFE_FC_TEST_NCO_INI_PH_C1_A1_NCO_INI_ACCU_PH_C1_A1_WIDTH (23) |
| #define RXDFE_FC_TEST_NCO_INI_PH_C1_A1_NCO_INI_ACCU_PH_C1_A1_MASK (0x007FFFFF) |
| |
| #define RXDFE_FC_MS_WB_LPF_0_WB_COEF_LPF_3_LSB (24) |
| #define RXDFE_FC_MS_WB_LPF_0_WB_COEF_LPF_3_WIDTH (7) |
| #define RXDFE_FC_MS_WB_LPF_0_WB_COEF_LPF_3_MASK (0x7F000000) |
| |
| #define RXDFE_FC_MS_WB_LPF_0_WB_COEF_LPF_2_LSB (16) |
| #define RXDFE_FC_MS_WB_LPF_0_WB_COEF_LPF_2_WIDTH (7) |
| #define RXDFE_FC_MS_WB_LPF_0_WB_COEF_LPF_2_MASK (0x007F0000) |
| |
| #define RXDFE_FC_MS_WB_LPF_0_WB_COEF_LPF_1_LSB (8) |
| #define RXDFE_FC_MS_WB_LPF_0_WB_COEF_LPF_1_WIDTH (7) |
| #define RXDFE_FC_MS_WB_LPF_0_WB_COEF_LPF_1_MASK (0x00007F00) |
| |
| #define RXDFE_FC_MS_WB_LPF_0_WB_COEF_LPF_0_LSB (0) |
| #define RXDFE_FC_MS_WB_LPF_0_WB_COEF_LPF_0_WIDTH (7) |
| #define RXDFE_FC_MS_WB_LPF_0_WB_COEF_LPF_0_MASK (0x0000007F) |
| |
| #define RXDFE_FC_MS_WB_LPF_1_WB_COEF_LPF_4_LSB (0) |
| #define RXDFE_FC_MS_WB_LPF_1_WB_COEF_LPF_4_WIDTH (7) |
| #define RXDFE_FC_MS_WB_LPF_1_WB_COEF_LPF_4_MASK (0x0000007F) |
| |
| #define RXDFE_FC_INFO_AGCIF_REG_INFO_AGCIF_REG_LSB (0) |
| #define RXDFE_FC_INFO_AGCIF_REG_INFO_AGCIF_REG_WIDTH (32) |
| #define RXDFE_FC_INFO_AGCIF_REG_INFO_AGCIF_REG_MASK (0xFFFFFFFF) |
| |
| #define RXDFE_FC_INFO_TEST_OUT_DATA_0_INFO_TEST_OUT_DATA_LSB (0) |
| #define RXDFE_FC_INFO_TEST_OUT_DATA_0_INFO_TEST_OUT_DATA_WIDTH (32) |
| #define RXDFE_FC_INFO_TEST_OUT_DATA_0_INFO_TEST_OUT_DATA_MASK (0xFFFFFFFF) |
| |
| #define RXDFE_FC_INFO_TEST_OUT_DATA_1_INFO_TEST_OUT_DATA_Q_LSB (16) |
| #define RXDFE_FC_INFO_TEST_OUT_DATA_1_INFO_TEST_OUT_DATA_Q_WIDTH (15) |
| #define RXDFE_FC_INFO_TEST_OUT_DATA_1_INFO_TEST_OUT_DATA_Q_MASK (0x7FFF0000) |
| |
| #define RXDFE_FC_INFO_TEST_OUT_DATA_1_INFO_TEST_OUT_DATA_I_LSB (0) |
| #define RXDFE_FC_INFO_TEST_OUT_DATA_1_INFO_TEST_OUT_DATA_I_WIDTH (15) |
| #define RXDFE_FC_INFO_TEST_OUT_DATA_1_INFO_TEST_OUT_DATA_I_MASK (0x00007FFF) |
| |
| #define RXDFE_FC_INFO_CRC32_OUT_INFO_CRC32_OUT_LSB (0) |
| #define RXDFE_FC_INFO_CRC32_OUT_INFO_CRC32_OUT_WIDTH (32) |
| #define RXDFE_FC_INFO_CRC32_OUT_INFO_CRC32_OUT_MASK (0xFFFFFFFF) |
| |
| #define RXDFE_FC_INFO_ALPHA_OUT_INFO_ALPHA_OUT_Q_LSB (16) |
| #define RXDFE_FC_INFO_ALPHA_OUT_INFO_ALPHA_OUT_Q_WIDTH (15) |
| #define RXDFE_FC_INFO_ALPHA_OUT_INFO_ALPHA_OUT_Q_MASK (0x7FFF0000) |
| |
| #define RXDFE_FC_INFO_ALPHA_OUT_INFO_ALPHA_OUT_I_LSB (0) |
| #define RXDFE_FC_INFO_ALPHA_OUT_INFO_ALPHA_OUT_I_WIDTH (15) |
| #define RXDFE_FC_INFO_ALPHA_OUT_INFO_ALPHA_OUT_I_MASK (0x00007FFF) |
| |
| #define RXDFE_FC_INFO_EDGE_COUNT_FC_ADC_WIN_INFO_EDGE_COUNT_FC_ADC_WIN_LSB (0) |
| #define RXDFE_FC_INFO_EDGE_COUNT_FC_ADC_WIN_INFO_EDGE_COUNT_FC_ADC_WIN_WIDTH (16) |
| #define RXDFE_FC_INFO_EDGE_COUNT_FC_ADC_WIN_INFO_EDGE_COUNT_FC_ADC_WIN_MASK (0x0000FFFF) |
| |
| #define RXDFE_FC_INFO_EDGE_COUNT_FC_P_WIN_INFO_EDGE_COUNT_FC_P_WIN_LSB (0) |
| #define RXDFE_FC_INFO_EDGE_COUNT_FC_P_WIN_INFO_EDGE_COUNT_FC_P_WIN_WIDTH (16) |
| #define RXDFE_FC_INFO_EDGE_COUNT_FC_P_WIN_INFO_EDGE_COUNT_FC_P_WIN_MASK (0x0000FFFF) |
| |
| #define RXDFE_FC_INFO_EDGE_COUNT_FC_C_WIN_INFO_EDGE_COUNT_FC_C_WIN_LSB (0) |
| #define RXDFE_FC_INFO_EDGE_COUNT_FC_C_WIN_INFO_EDGE_COUNT_FC_C_WIN_WIDTH (16) |
| #define RXDFE_FC_INFO_EDGE_COUNT_FC_C_WIN_INFO_EDGE_COUNT_FC_C_WIN_MASK (0x0000FFFF) |
| |
| #define RXDFE_FC_INFO_EDGE_COUNT_FC_NCO_WIN_INFO_EDGE_COUNT_FC_NCO_WIN_LSB (0) |
| #define RXDFE_FC_INFO_EDGE_COUNT_FC_NCO_WIN_INFO_EDGE_COUNT_FC_NCO_WIN_WIDTH (16) |
| #define RXDFE_FC_INFO_EDGE_COUNT_FC_NCO_WIN_INFO_EDGE_COUNT_FC_NCO_WIN_MASK (0x0000FFFF) |
| |
| #define RXDFE_FC_INFO_EDGE_COUNT_FC_CS_WIN_INFO_EDGE_COUNT_FC_CS_WIN_LSB (0) |
| #define RXDFE_FC_INFO_EDGE_COUNT_FC_CS_WIN_INFO_EDGE_COUNT_FC_CS_WIN_WIDTH (16) |
| #define RXDFE_FC_INFO_EDGE_COUNT_FC_CS_WIN_INFO_EDGE_COUNT_FC_CS_WIN_MASK (0x0000FFFF) |
| |
| #define RXDFE_FC_INFO_EDGE_COUNT_FC_P_INI_TRG_INFO_EDGE_COUNT_FC_P_INI_TRG_LSB (0) |
| #define RXDFE_FC_INFO_EDGE_COUNT_FC_P_INI_TRG_INFO_EDGE_COUNT_FC_P_INI_TRG_WIDTH (16) |
| #define RXDFE_FC_INFO_EDGE_COUNT_FC_P_INI_TRG_INFO_EDGE_COUNT_FC_P_INI_TRG_MASK (0x0000FFFF) |
| |
| #define RXDFE_FC_INFO_EDGE_COUNT_FC_C_INI_TRG_INFO_EDGE_COUNT_FC_C_INI_TRG_LSB (0) |
| #define RXDFE_FC_INFO_EDGE_COUNT_FC_C_INI_TRG_INFO_EDGE_COUNT_FC_C_INI_TRG_WIDTH (16) |
| #define RXDFE_FC_INFO_EDGE_COUNT_FC_C_INI_TRG_INFO_EDGE_COUNT_FC_C_INI_TRG_MASK (0x0000FFFF) |
| |
| #define RXDFE_FC_INFO_EDGE_COUNT_RXDFE_INFO_EDGE_COUNT_AGCDC_FC_REQ_LSB (8) |
| #define RXDFE_FC_INFO_EDGE_COUNT_RXDFE_INFO_EDGE_COUNT_AGCDC_FC_REQ_WIDTH (8) |
| #define RXDFE_FC_INFO_EDGE_COUNT_RXDFE_INFO_EDGE_COUNT_AGCDC_FC_REQ_MASK (0x0000FF00) |
| |
| #define RXDFE_FC_INFO_EDGE_COUNT_RXDFE_INFO_EDGE_COUNT_CQ_CONFIG_VLD_LSB (0) |
| #define RXDFE_FC_INFO_EDGE_COUNT_RXDFE_INFO_EDGE_COUNT_CQ_CONFIG_VLD_WIDTH (8) |
| #define RXDFE_FC_INFO_EDGE_COUNT_RXDFE_INFO_EDGE_COUNT_CQ_CONFIG_VLD_MASK (0x000000FF) |
| |
| #define RXDFE_FC_INFO_EDGE_COUNT_LWT_TIMER_INFO_EDGE_COUNT_TTIMER_MUQ_VLD_LSB (16) |
| #define RXDFE_FC_INFO_EDGE_COUNT_LWT_TIMER_INFO_EDGE_COUNT_TTIMER_MUQ_VLD_WIDTH (8) |
| #define RXDFE_FC_INFO_EDGE_COUNT_LWT_TIMER_INFO_EDGE_COUNT_TTIMER_MUQ_VLD_MASK (0x00FF0000) |
| |
| #define RXDFE_FC_INFO_EDGE_COUNT_LWT_TIMER_INFO_EDGE_COUNT_WTIMER_MUQ_VLD_LSB (8) |
| #define RXDFE_FC_INFO_EDGE_COUNT_LWT_TIMER_INFO_EDGE_COUNT_WTIMER_MUQ_VLD_WIDTH (8) |
| #define RXDFE_FC_INFO_EDGE_COUNT_LWT_TIMER_INFO_EDGE_COUNT_WTIMER_MUQ_VLD_MASK (0x0000FF00) |
| |
| #define RXDFE_FC_INFO_EDGE_COUNT_LWT_TIMER_INFO_EDGE_COUNT_LTIMER_PRE_S_VLD_LSB (0) |
| #define RXDFE_FC_INFO_EDGE_COUNT_LWT_TIMER_INFO_EDGE_COUNT_LTIMER_PRE_S_VLD_WIDTH (8) |
| #define RXDFE_FC_INFO_EDGE_COUNT_LWT_TIMER_INFO_EDGE_COUNT_LTIMER_PRE_S_VLD_MASK (0x000000FF) |
| |
| #define RXDFE_FC_INFO_EDGE_COUNT_C_TIMER_INFO_EDGE_COUNT_CDOTIMER_MUQ_VLD_LSB (8) |
| #define RXDFE_FC_INFO_EDGE_COUNT_C_TIMER_INFO_EDGE_COUNT_CDOTIMER_MUQ_VLD_WIDTH (8) |
| #define RXDFE_FC_INFO_EDGE_COUNT_C_TIMER_INFO_EDGE_COUNT_CDOTIMER_MUQ_VLD_MASK (0x0000FF00) |
| |
| #define RXDFE_FC_INFO_EDGE_COUNT_C_TIMER_INFO_EDGE_COUNT_C1XTIMER_MUQ_VLD_LSB (0) |
| #define RXDFE_FC_INFO_EDGE_COUNT_C_TIMER_INFO_EDGE_COUNT_C1XTIMER_MUQ_VLD_WIDTH (8) |
| #define RXDFE_FC_INFO_EDGE_COUNT_C_TIMER_INFO_EDGE_COUNT_C1XTIMER_MUQ_VLD_MASK (0x000000FF) |
| |
| #define RXDFE_FC_FPGA_FPGA_CTRL_LSB (0) |
| #define RXDFE_FC_FPGA_FPGA_CTRL_WIDTH (32) |
| #define RXDFE_FC_FPGA_FPGA_CTRL_MASK (0xFFFFFFFF) |
| |
| |
| #endif //#ifndef _CPH_C2K_RXDFE_FCIMM_H_ |