Blame - mcu/interface/driver/devdrv/pll/pll_gen97.h - T800_MD

rjw

6c1fd8f

2022-11-30 14:33:01 +0800

[diff] [blame]

1

/*******************************************************************************

2

* Copyright Statement:

3

* --------------------

4

* This software is protected by Copyright and the information contained

5

* herein is confidential. The software may not be copied and the information

6

* contained herein may not be used or disclosed except with the written

7

8

*

9

* BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES

10

* THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")

11

* RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON

12

* AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,

13

* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF

14

* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.

15

* NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE

16

* SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR

17

* SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH

18

* THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO

19

* NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S

20

* SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.

21

*

22

* BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE

23

* LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,

24

* AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,

25

* OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO

26

* MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.

27

*

28

* THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE

29

* WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF

30

* LAWS PRINCIPLES. ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND

31

* RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER

32

* THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).

33

*

34

******************************************************************************/

35

36

/*******************************************************************************

* Filename:

* ---------

* pll_gen97.h

*

* Project:

* --------

* UMOLYE

*

* Description:

* ------------

* PLL Related Functions

*

* Author:

* -------

* -------

*

* ============================================================================

54

* $Log$

55

*

56

* 11 24 2020 e-lin.ho

57

* [MOLY00593429] [Gen97] Check-in debug code to get high precision MDPLL frequency in exception flow

58

*

59

* [Gen97] Check-in debug code to get high precision MDPLL frequency in exception flow

60

*

61

* 06 17 2020 jun-ying.huang

62

* [MOLY00535069] [MMRFD][UCNT] Read D die PLL CNT at exception flow

63

* Add PLL related function

64

*

65

* 11 05 2019 jun-ying.huang

66

* [MOLY00457260] [MARGAUX call for check-in]Update related driver for MARGAUX

67

* .

68

*

69

* 09 03 2019 jun-ying.huang

70

* [MOLY00431611] [VMOLY][Petrus]Update related driver for Petrus.

71

* Update AMIF&PLL driver

72

*

73

* 12 05 2018 jun-ying.huang

74

* [MOLY00370736] [MT6885]Update PLL for MT6885

75

* .

76

*

77

* 08 09 2018 jun-ying.huang

78

* [MOLY00329887] [MT6297][APOLLO]Update PLL driver for Gen97

79

* .

80

*

81

* 07 13 2018 jun-ying.huang

82

* [MOLY00329887] [MT6297][APOLLO]Update PLL driver for Gen97

83

* .

84

*

85

* 06 06 2018 jun-ying.huang

86

* [MOLY00329887] [MT6297][APOLLO]Update PLL driver for Gen97

87

* .

88

*

89

* 05 30 2018 jun-ying.huang

90

* [MOLY00329887] [MT6297][APOLLO]Update PLL driver for Gen97

* draft version

*

*

****************************************************************************/

95

96

#ifndef __PLL_MT6297_H__

97

#define __PLL_MT6297_H__

98

99

/*******************************************************************************

100

* Locally Used Options

101

******************************************************************************/

102

#define PLL_REG32(addr) *(volatile kal_uint32 *)(addr)

103

#define PLL_TYPE (volatile kal_uint32 *)

104

105

/*******************************************************************************

106

* Define macro for boot code

107

******************************************************************************/

108

#define __SECTION__(S) __attribute__((__section__(#S)))

109

#define __PLL_CODE_IN_BOOT__ __SECTION__(BR_EXT)/* "BR_EXT" section for bootROM */

110

111

/*******************************************************************************

112

* Register Define

113

******************************************************************************/

114

115

///////////////////////////////////////////////////////////////////////////////

116

/// PLLMIXED (0xA0140000)

117

///////////////////////////////////////////////////////////////////////////////

118

/* ==========PLL setting========== */

119

#define REG_MDTOP_PLLMIXED_CODA_VERSION (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x0))

120

#define REG_MDTOP_PLLMIXED_DCXO_PLL_SETTLE_CTL (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x4))

121

#define REG_MDTOP_PLLMIXED_DCXO_RDY_WO_ACK (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x8))

122

#define REG_MDTOP_PLLMIXED_DCXO_MODE_CTL (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0xC))

123

#define REG_MDTOP_PLLMIXED_PLL_ON_CTL (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x10))

124

#define REG_MDTOP_PLLMIXED_PLL_SW_CTL0 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x14))

125

#define REG_MDTOP_PLLMIXED_PLL_SW_CTL1 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x18))

126

#define REG_MDTOP_PLLMIXED_PLL_SW_CTL2 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x1C))

127

#define REG_MDTOP_PLLMIXED_PLL_SETTLE_26M_CTL (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x20))

128

#define REG_MDTOP_PLLMIXED_RF_SETTLE_CTL (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x24))

129

#define REG_MDTOP_PLLMIXED_PLL_DLY_CTL0 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x30))

130

#define REG_MDTOP_PLLMIXED_PLL_DLY_CTL1 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x34))

131

#define REG_MDTOP_PLLMIXED_PLL_DLY_CTL2 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x38))

132

133

/* ==========PLL frequency control==> PCW & POSDIV========== */

134

#define REG_MDTOP_PLLMIXED_MDMCUPLL_CTL0 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x40))

135

#define REG_MDTOP_PLLMIXED_MDMCUPLL_CTL1 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x44))

136

#define REG_MDTOP_PLLMIXED_MDVDSPPLL_CTL0 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x48))

137

#define REG_MDTOP_PLLMIXED_MDVDSPPLL_CTL1 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x4C))

138

#define REG_MDTOP_PLLMIXED_MDBRPPLL_CTL0 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x50))

139

#define REG_MDTOP_PLLMIXED_MDBRPPLL_CTL1 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x54))

140

#define REG_MDTOP_PLLMIXED_MDBPIPLL_CTL0 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x58))

141

#define REG_MDTOP_PLLMIXED_MDBPIPLL_CTL1 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x5C))

142

143

#define REG_MDTOP_PLLMIXED_MDNRPLL0_CTL0 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x68))

144

#define REG_MDTOP_PLLMIXED_MDNRPLL0_CTL1 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x6C))

145

#define REG_MDTOP_PLLMIXED_MDNRPLL1_CTL0 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x70))

146

#define REG_MDTOP_PLLMIXED_MDNRPLL1_CTL1 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x74))

147

#define REG_MDTOP_PLLMIXED_MDNRPLL2_CTL0 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x78))

148

#define REG_MDTOP_PLLMIXED_MDNRPLL2_CTL1 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x7C))

149

#define REG_MDTOP_PLLMIXED_MDNRPLL3_CTL0 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x80))

150

#define REG_MDTOP_PLLMIXED_MDNRPLL3_CTL1 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x84))

151

#define REG_MDTOP_PLLMIXED_MDNRPLL4_CTL0 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x88))

152

#define REG_MDTOP_PLLMIXED_MDNRPLL4_CTL1 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x8C))

153

#define REG_MDTOP_PLLMIXED_MDNRPLL5_CTL0 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x90))

154

#define REG_MDTOP_PLLMIXED_MDNRPLL5_CTL1 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x94))

155

#define REG_MDTOP_PLLMIXED_MDPLL_CTL0 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x98))

156

#define REG_MDTOP_PLLMIXED_MDPLL_CTL1 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x9C))

157

#define REG_MDTOP_PLLMIXED_MDPLLGP_RESERVE (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0xA0))

158

159

#define REG_MDTOP_PLLMIXED_MDPLLGP1_CTL (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x100))

160

#define REG_MDTOP_PLLMIXED_MDPLLGP2_CTL (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x104))

161

#define REG_MDTOP_PLLMIXED_PLL_RESERVE (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x10C))

162

#define REG_MDTOP_PLLMIXED_PLL_RESERVE2 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x110))

163

#define REG_MDTOP_PLLMIXED_PLL_RESERVE3 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x114))

164

#define REG_MDTOP_PLLMIXED_PLL_RESERVE4 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x118))

165

166

#define REG_MDTOP_PLLMIXED_PLL_DIV_RSTB (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x120))

167

#define REG_MDTOP_PLLMIXED_PLL_DIV_EN0 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x124))

168

#define REG_MDTOP_PLLMIXED_PLL_DIV_EN2 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x12C))

169

#define REG_MDTOP_PLLMIXED_PLL_DIV_EN3 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x130))

170

#define REG_MDTOP_PLLMIXED_PLL_SRC_SEL (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x140))

171

172

#define REG_MDTOP_PLLMIXED_PLL_FHCTL_RST (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x200))

173

174

/* ==========PLL IRQ related========== */

175

#define REG_MDTOP_PLLMIXED_PLL_ABNORM_GEARHP_IRQ (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x300))

176

#define REG_MDTOP_PLLMIXED_PLL_ABNORM_GEARHP_MASK (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x304))

177

#define REG_MDTOP_PLLMIXED_PLL_REQ_WO_DCXO_IRQ (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x308))

178

#define REG_MDTOP_PLLMIXED_PLL_REQ_WO_DCXO_MASK (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x30C))

179

#define REG_MDTOP_PLLMIXED_PLL_REQ_ABNORM_STS (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x310))

180

#define REG_MDTOP_PLLMIXED_PLL_HP_RDY_IRQ (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x314))

181

#define PLLMIXED_MDMCUPLL_HP_RDY_IRQ_OFFSET (1)

182

#define PLLMIXED_MDVDSPPLL_HP_RDY_IRQ_OFFSET (2)

183

#define PLLMIXED_MDBRPPLL_HP_RDY_IRQ_OFFSET (3)

184

185

#define REG_MDTOP_PLLMIXED_PLL_HP_RDY_IRQ_MASK (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x318))

186

#define REG_MDTOP_PLLMIXED_DCXO_RDY_WO_ACK_MASK (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x31C))

187

188

/* PLL IRQ related macro */

189

#define PLLMIXED_PLL_HP_RDY_IRQ_MASK (0x1)/* mask bit numbers for each IRQ */

190

191

/* ==========PLL FHCTL========== */

192

#define REG_MDTOP_PLLMIXED_MDMCUPLL_FHCTL (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x400))

193

#define REG_MDTOP_PLLMIXED_MDMCUPLL_FRDDS_LMT (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x404))

194

#define REG_MDTOP_PLLMIXED_MDMCUPLL_SW_GEAR (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x408))

195

#define REG_MDTOP_PLLMIXED_MDVDSPPLL_FHCTL (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x410))

196

#define REG_MDTOP_PLLMIXED_MDVDSPPLL_FRDDS_LMT (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x414))

197

#define REG_MDTOP_PLLMIXED_MDVDSPPLL_SW_GEAR (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x418))

198

#define REG_MDTOP_PLLMIXED_MDBRPPLL_FHCTL (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x420))

199

#define REG_MDTOP_PLLMIXED_MDBRPPLL_FRDDS_LMT (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x424))

200

#define REG_MDTOP_PLLMIXED_MDBRPPLL_SW_GEAR (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x428))

201

#define REG_MDTOP_PLLMIXED_MDBPIPLL_FHCTL (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x430))

202

#define REG_MDTOP_PLLMIXED_MDBPIPLL_FRDDS_LMT (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x434))

203

#define REG_MDTOP_PLLMIXED_MDBPIPLL_SW_GEAR (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x438))

204

205

#define REG_MDTOP_PLLMIXED_MDNRPLL0_FHCTL (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x450))

206

#define REG_MDTOP_PLLMIXED_MDNRPLL0_FRDDS_LMT (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x454))

207

#define REG_MDTOP_PLLMIXED_MDNRPLL0_SW_GEAR (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x458))

208

#define REG_MDTOP_PLLMIXED_MDNRPLL1_FHCTL (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x460))

209

#define REG_MDTOP_PLLMIXED_MDNRPLL1_FRDDS_LMT (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x464))

210

#define REG_MDTOP_PLLMIXED_MDNRPLL1_SW_GEAR (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x468))

211

#define REG_MDTOP_PLLMIXED_MDNRPLL2_FHCTL (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x470))

212

#define REG_MDTOP_PLLMIXED_MDNRPLL2_FRDDS_LMT (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x474))

213

#define REG_MDTOP_PLLMIXED_MDNRPLL2_SW_GEAR (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x478))

214

#define REG_MDTOP_PLLMIXED_MDNRPLL3_FHCTL (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x480))

215

#define REG_MDTOP_PLLMIXED_MDNRPLL3_FRDDS_LMT (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x484))

216

#define REG_MDTOP_PLLMIXED_MDNRPLL3_SW_GEAR (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x488))

217

#define REG_MDTOP_PLLMIXED_MDNRPLL4_FHCTL (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x490))

218

#define REG_MDTOP_PLLMIXED_MDNRPLL4_FRDDS_LMT (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x494))

219

#define REG_MDTOP_PLLMIXED_MDNRPLL4_SW_GEAR (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x498))

220

#define REG_MDTOP_PLLMIXED_MDNRPLL5_FHCTL (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x4A0))

221

#define REG_MDTOP_PLLMIXED_MDNRPLL5_FRDDS_LMT (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x4A4))

222

#define REG_MDTOP_PLLMIXED_MDNRPLL5_SW_GEAR (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x4A8))

223

#define REG_MDTOP_PLLMIXED_MDPLL_FHCTL (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x4B0))

224

#define REG_MDTOP_PLLMIXED_MDPLL_FRDDS_LMT (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x4B4))

225

#define REG_MDTOP_PLLMIXED_MDPLL_SW_GEAR (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x4B8))

226

227

/* ==========PLL Gear Set========== */

228

#define REG_MDTOP_PLLMIXED_MDMCUPLL_GEAR_SET0 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x500))

229

#define REG_MDTOP_PLLMIXED_MDMCUPLL_GEAR_SET1 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x504))

230

#define REG_MDTOP_PLLMIXED_MDMCUPLL_GEAR_SET2 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x508))

231

#define REG_MDTOP_PLLMIXED_MDMCUPLL_GEAR_SET3 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x50C))

232

#define REG_MDTOP_PLLMIXED_MDVDSPPLL_GEAR_SET0 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x510))

233

#define REG_MDTOP_PLLMIXED_MDVDSPPLL_GEAR_SET1 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x514))

234

#define REG_MDTOP_PLLMIXED_MDVDSPPLL_GEAR_SET2 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x518))

235

#define REG_MDTOP_PLLMIXED_MDVDSPPLL_GEAR_SET3 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x51C))

236

#define REG_MDTOP_PLLMIXED_MDBRPPLL_GEAR_SET0 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x520))

237

#define REG_MDTOP_PLLMIXED_MDBRPPLL_GEAR_SET1 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x524))

238

#define REG_MDTOP_PLLMIXED_MDBRPPLL_GEAR_SET2 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x528))

239

#define REG_MDTOP_PLLMIXED_MDBRPPLL_GEAR_SET3 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x52C))

240

241

/* ==========PLL Status========== */

242

#define REG_MDTOP_PLLMIXED_MDMCUPLL_STS (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x800))

243

#define REG_MDTOP_PLLMIXED_MDVDSPPLL_STS (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x804))

244

#define REG_MDTOP_PLLMIXED_MDBRPPLL_STS (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x808))

245

#define REG_MDTOP_PLLMIXED_MDBPIBPLL_STS (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x810))

246

247

#define REG_MDTOP_PLLMIXED_MDNRPLL0_STS (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x818))

248

#define REG_MDTOP_PLLMIXED_MDNRPLL1_STS (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x81C))

249

#define REG_MDTOP_PLLMIXED_MDNRPLL2_STS (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x820))

250

#define REG_MDTOP_PLLMIXED_MDNRPLL3_STS (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x824))

251

#define REG_MDTOP_PLLMIXED_MDNRPLL4_STS (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x828))

252

#define REG_MDTOP_PLLMIXED_MDNRPLL5_STS (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x82C))

253

#define REG_MDTOP_PLLMIXED_MDPLL_STS (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0x830))

254

255

#define REG_MDTOP_PLLMIXED_MDMCUPLL_DA (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0xC14))

256

#define REG_MDTOP_PLLMIXED_MDVDSPPLL_DA (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0xC18))

257

#define REG_MDTOP_PLLMIXED_MDBRPPLL_DA (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0xC1C))

258

#define REG_MDTOP_PLLMIXED_MDBPIPLL_DA (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0xC20))

259

260

#define REG_MDTOP_PLLMIXED_MDNRPLL0_DA (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0xC28))

261

#define REG_MDTOP_PLLMIXED_MDNRPLL1_DA (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0xC2C))

262

#define REG_MDTOP_PLLMIXED_MDNRPLL2_DA (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0xC30))

263

#define REG_MDTOP_PLLMIXED_MDNRPLL3_DA (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0xC34))

264

#define REG_MDTOP_PLLMIXED_MDNRPLL4_DA (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0xC38))

265

#define REG_MDTOP_PLLMIXED_MDNRPLL5_DA (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0xC3C))

266

#define REG_MDTOP_PLLMIXED_MDPLL_DA (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0xC40))

267

268

#define REG_MDTOP_PLLMIXED_FRDDS_OFF_IRQ_MODE (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0xD00))

269

#define REG_MDTOP_PLLMIXED_HP_RDY_OFF_IRQ_MODE (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0xD04))

270

271

#define REG_MDTOP_PLLMIXED_PLL_DUMMY (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0xF00))

272

#define REG_MDTOP_PLLMIXED_PLL_DUMMY1 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0xF04))

273

#define REG_MDTOP_PLLMIXED_PLL_DUMMY2 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0xF08))

274

#define REG_MDTOP_PLLMIXED_PLL_DUMMY3 (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0xF0C))

275

#define REG_MDTOP_PLLMIXED_PLL_STATUS (PLL_TYPE(BASE_MADDR_MDTOP_PLLMIXED+0xF10))

276

277

278

///////////////////////////////////////////////////////////////////////////////

279

/// CLKSW (0xA0150000)

280

///////////////////////////////////////////////////////////////////////////////

281

#define REG_MDTOP_CLKSW_CODA_VERSION (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x0))

282

#define REG_MDTOP_CLKSW_MD_SLEEP_CNT (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x4))

283

#define REG_MDTOP_CLKSW_RFSLPC_SW_CTRL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x8))

284

#define REG_MDTOP_CLKSW_MDTOPSM_SW_CTL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x10))

285

#define REG_MDTOP_CLKSW_L1TOPSM_SW_CTL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x14))

286

#define REG_MDTOP_CLKSW_L1TOPSM_SW_CTL2 (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x18))

287

#define REG_MDTOP_CLKSW_CKOFF_CTL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x1C))

288

#define REG_MDTOP_CLKSW_CLKON_CTL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x20))

289

#define REG_MDTOP_CLKSW_CLKSEL_CTL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x24))

290

#define REG_MDTOP_CLKSW_CLKSEL_CTL_2 (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x28))

291

292

/* ==========SDF clock control related========== */

293

#define REG_MDTOP_CLKSW_SDF_ATB_CK_CTL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x2C))

294

#define REG_MDTOP_CLKSW_ATB_LOG_SDF_SW_CTL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x30))

295

#define REG_MDTOP_CLKSW_LOG_ATB_CK_CTL0 (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x34))

296

#define REG_MDTOP_CLKSW_LOG_ATB_CK_CTL1 (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x38))

297

298

#define REG_MDTOP_CLKSW_EXTCK_CTL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x40))

299

300

/* ==========FLEXCKGEN_SEL========== */

301

#define REG_MDTOP_CLKSW_MDSYS_BUS_FLEXCKGEN_SEL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x44))

302

#define REG_MDTOP_CLKSW_RAKE_FLEXCKGEN_SEL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x48))

303

#define REG_MDTOP_CLKSW_CSSYS_FLEXCKGEN_SEL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x4C))

304

#define REG_MDTOP_CLKSW_BSI_FLEXCKGEN_SEL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x50))

305

#define REG_MDTOP_CLKSW_DBG_FLEXCKGEN_SEL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x54))

306

#define REG_MDTOP_CLKSW_LOG_ATB_FLEXCKGEN_SEL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x58))

307

#define REG_MDTOP_CLKSW_DFESYNC_FLEXCKGEN_SEL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x5C))

308

#define REG_MDTOP_CLKSW_MML2_DFS_FLEXCKGEN_SEL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x70))

309

#define REG_MDTOP_CLKSW_MCU_DFS_FLEXCKGEN_SEL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x74))

310

#define REG_MDTOP_CLKSW_SHAOLIN_DFS_FLEXCKGEN_SEL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x78))

311

#define REG_MDTOP_CLKSW_VDSP_DFS_FLEXCKGEN_SEL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x7C))

312

#define REG_MDTOP_CLKSW_BRP_DFS_FLEXCKGEN_SEL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x80))

313

314

#define REG_MDTOP_CLKSW_NR_CS_DFS_FLEXCKGEN_SEL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x84))

315

#define REG_MDTOP_CLKSW_NR_CM_DFS_FLEXCKGEN_SEL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x88))

316

#define REG_MDTOP_CLKSW_HRAM_DFS_FLEXCKGEN_SEL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x8C))

317

#define REG_MDTOP_CLKSW_VCORE_DFS_FLEXCKGEN_SEL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x90))

318

#define REG_MDTOP_CLKSW_MCORE_DFS_FLEXCKGEN_SEL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x94))

319

#define REG_MDTOP_CLKSW_RXDDM_DFS_FLEXCKGEN_SEL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x98))

320

#define REG_MDTOP_CLKSW_RXDBRP_DFS_FLEXCKGEN_SEL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x9C))

321

#if defined(MT6297)/* Only support APOLLO */

322

#define REG_MDTOP_CLKSW_RXCSI_DFS_FLEXCKGEN_SEL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0xA0))

323

#endif

324

#define REG_MDTOP_CLKSW_FETXBSRP_DFS_FLEXCKGEN_SEL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0xA4))

325

#define REG_MDTOP_CLKSW_NR_TXBSRP_DFS_FLEXCKGEN_SEL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0xA8))

326

#define REG_MDTOP_CLKSW_NR_RXT2F_DFS_FLEXCKGEN_SEL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0xAC))

327

#define REG_MDTOP_CLKSW_CPC_FLEXCKGEN_SEL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0xB0))

328

#define REG_MDTOP_CLKSW_TOP_BUS4X_FLEXCKGEN_SEL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0xB4))

329

#if defined(MT6297) /* APOLLO */

330

#define REG_MDTOP_CLKSW_IA_DFS_FLEXCKGEN_SEL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0xB8))

331

#else/* MT6885 and later */

332

#define REG_MDTOP_CLKSW_RXDFE_DFS_FLEXCKGEN_SEL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0xB8))

333

#endif

334

#define REG_MDTOP_CLKSW_BUS2X_NODCM_FLEXCKGEN_SEL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0xBC))

335

#if defined(MT6297)/* APOLLO */

336

/* APOLLO didn't support */

337

#else/* MT6885 and later */

338

#define REG_MDTOP_CLKSW_TOP_BUS4X_FIXED_FLEXCKGEN_SEL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0xC0))

339

#endif

340

341

/* ==========FLEXCKGEN_STS========== */

342

#define REG_MDTOP_CLKSW_MDSYS_BUS_FLEXCKGEN_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0xCC))

343

#define REG_MDTOP_CLKSW_RAKE_FLEXCKGEN_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0xD0))

344

#define REG_MDTOP_CLKSW_CSSYS_FLEXCKGEN_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0xD4))

345

#define REG_MDTOP_CLKSW_BSI_FLEXCKGEN_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0xD8))

346

#define REG_MDTOP_CLKSW_DBG_FLEXCKGEN_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0xDC))

347

#define REG_MDTOP_CLKSW_LOG_ATB_FLEXCKGEN_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0xE0))

348

#define REG_MDTOP_CLKSW_DFESYNC_FLEXCKGEN_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0xE4))

349

#define REG_MDTOP_CLKSW_MDPLL_FLEXCKGEN_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0xE8))

350

351

#define REG_MDTOP_CLKSW_MML2_DFS_FLEXCKGEN_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0xF0))

352

#define REG_MDTOP_CLKSW_MCU_DFS_FLEXCKGEN_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0xF4))

353

#define REG_MDTOP_CLKSW_SHAOLIN_DFS_FLEXCKGEN_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0xF8))

354

#define REG_MDTOP_CLKSW_VDSP_DFS_FLEXCKGEN_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0xFC))

355

#define REG_MDTOP_CLKSW_BRP_DFS_FLEXCKGEN_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x100))

356

#define REG_MDTOP_CLKSW_NR_CS_DFS_FLEXCKGEN_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x104))

357

#define REG_MDTOP_CLKSW_NR_CM_DFS_FLEXCKGEN_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x108))

358

#define REG_MDTOP_CLKSW_HRAM_DFS_FLEXCKGEN_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x10C))

359

#define REG_MDTOP_CLKSW_VCORE_DFS_FLEXCKGEN_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x110))

360

#define REG_MDTOP_CLKSW_MCORE_DFS_FLEXCKGEN_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x114))

361

#define REG_MDTOP_CLKSW_RXDDM_DFS_FLEXCKGEN_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x118))

362

#define REG_MDTOP_CLKSW_RXDBRP_DFS_FLEXCKGEN_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x11C))

363

#if defined(MT6297)/* Only support APOLLO */

364

#define REG_MDTOP_CLKSW_RXCSI_DFS_FLEXCKGEN_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x120))

365

#endif

366

#define REG_MDTOP_CLKSW_FETXBSRP_DFS_FLEXCKGEN_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x124))

367

#define REG_MDTOP_CLKSW_NR_TXBSRP_DFS_FLEXCKGEN_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x12C))

368

#define REG_MDTOP_CLKSW_NR_RXT2F_DFS_FLEXCKGEN_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x130))

369

#define REG_MDTOP_CLKSW_CPC_FLEXCKGEN_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x134))

370

#define REG_MDTOP_CLKSW_TOP_BUS4X_FLEXCKGEN_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x138))

371

#if defined(MT6297)/* APOLLO */

372

#define REG_MDTOP_CLKSW_IA_DFS_FLEXCKGEN_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x13C))

373

#else/* MT6885 and later */

374

#define REG_MDTOP_CLKSW_RXDFE_DFS_FLEXCKGEN_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x13C))

375

#endif

376

#define REG_MDTOP_CLKSW_BUS2X_NODCM_FLEXCKGEN_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x140))

377

#if defined(MT6297)/* APOLLO */

378

/* APOLLO didn't support */

379

#else/* MT6885 and later */

380

#define REG_MDTOP_CLKSW_TOP_BUS4X_FIXED_FLEXCKGEN_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x144))

381

#endif

382

383

#define REG_MDTOP_CLKSW_CKMUX_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x200))

384

#define REG_MDTOP_CLKSW_PLL_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x210))

385

#define REG_MDTOP_CLKSW_DFS_STS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x220))

386

#define REG_MDTOP_CLKSW_DFS_STS_2 (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x224))

387

388

/* ==========direct pll request========== */

389

#define REG_MDTOP_CLKSW_MDMCU_DIRECT_PLLREQ (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x300))

390

#define REG_MDTOP_CLKSW_MDBUS_DIRECT_PLLREQ (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x304))

391

#define REG_MDTOP_CLKSW_VDSP_DIRECT_PLLREQ (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x308))

392

#define REG_MDTOP_CLKSW_BRP_DIRECT_PLLREQ (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x30C))

393

394

/* ==========Frequency Meter========== */

395

#define REG_MDTOP_CLKSW_CKMON_CTL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x400))

396

#define REG_MDTOP_CLKSW_FREQ_METER_CTL (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x404))

397

#define REG_MDTOP_CLKSW_FREQ_METER_XTAL_CNT (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x408))

398

#define REG_MDTOP_CLKSW_FREQ_METER_CKMON_CNT (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x40C))

399

#define REG_MDTOP_CLKSW_FREQ_METER_H (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x410))

400

#define REG_MDTOP_CLKSW_FREQ_METER_L (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x414))

401

402

#define REG_MDTOP_CLKSW_CLK_REQ_MON (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x500))

403

#define REG_MDTOP_CLKSW_CLK_RDY_MON (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0x504))

404

405

/* ==========DUMMY & STATUS========== */

406

#define REG_MDTOP_CLKSW_CLK_DUMMY (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0xF00))

407

#define REG_MDTOP_CLKSW_CLK_STATUS (PLL_TYPE(BASE_MADDR_MDTOP_CLKSW+0xF04))

408

409

410

/*******************************************************************************

411

* Define Macro

412

******************************************************************************/

413

#define MD_PLL_MAGIC_NUM 0x62970000

414

#define MD_PLL_MAGIC_26M 0x62970026

415

#define MD_PLL_MAGIC_MD 0x62971111

416

417

#define PLL_FM_WIMDOW (0x1FF)

418

#define PLL_FM_WIMDOW_EX_MDPLL (0x3F7A0)

419

#define PLL_FM_SOURCE_OCCUPIED 12345678

420

421

/*------------------------------------------------------------------------

422

* Purpose: Transfer PCW in xxxPLL_STS to Mhz. This macro is porting from md_dvfs_pll_freq_get(const PLL_SOURCE pll).

423

* Parameters:

424

* Input: pcw: The PCW value in xxxPLL_STS.

425

* divier: The divier for this PLL(EX: ICCPLL_DIVIDER, IMCPLL_DIVIDER...).

426

* Output: None.

427

* returns : Mhz.

428

* Note : This macr is only used to transfer pcw in xxxPLL_STS to Mhz.

429

* You should not used this macro to transfer pcw in xxxPLL_CTL0 to Mhz due to the meaning is different.

430

* (PCW in xxxPLL_STS is bit [21:7] of xxxPLL_CTL0.)

431

*------------------------------------------------------------------------

432

*/

433

#define PLLMIXED_PLL_STS_SDM_PCW_TO_MHZ(pcw, divier) ((((pcw) * 26) / (1 << 7)) / divier)

434

435

/*******************************************************************************

436

* ENUM

437

******************************************************************************/

438

// frequency meter index list (debug only)

439

typedef enum {

440

PLL_FM_SOURCE_START = 0x0,

441

PLL_FM_AD_MDNRPLL5 = 0x0,

442

PLL_FM_AD_MDNRPLL4_1 = 0x1,

443

PLL_FM_AD_MDNRPLL4_0 = 0x2,

444

PLL_FM_AD_MDNRPLL3 = 0x3,

445

PLL_FM_AD_MDNRPLL2 = 0x4,

446

PLL_FM_AD_MDNRPLL1 = 0x5,

447

PLL_FM_AD_MDNRPLL0 = 0x6,

448

PLL_FM_MDSYS_NRL2_CLOCK = 0x7, // NRL2 = MML2

449

PLL_FM_MDRXSYS_DFESYNC_CLOCK = 0x8,

450

#if defined(MT6297)/* APOLLO */

451

PLL_FM_MDTOP_F208M_CLOCK = 0x9,

452

PLL_FM_TRACE_MON_CLOCK = 0xA,

453

PLL_FM_MDSYS_208M_CLOCK = 0xB,

454

#else/* MT6885 and later */

455

PLL_FM_MDTOP_F216P7M_CLOCK = 0x9,

456

PLL_FM_TRACE_MON_CLOCK = 0xA,

457

PLL_FM_MDSYS_216P7M_CLOCK = 0xB,

458

#endif

459

PLL_FM_MDRXSYS_RAKE_CLOCK = 0xC,

460

PLL_FM_MDRXSYS_BRP_CLOCK = 0xD,

461

PLL_FM_MDRXSYS_VDSP_CLOCK = 0xE,

462

PLL_FM_MDTOP_LOG_ATB_CLOCK = 0xF,

463

PLL_FM_FESYS_CSYS_CLOCK = 0x10,

464

PLL_FM_MDSYS_SHAOLIN_CLOCK = 0x11,

465

PLL_FM_FESYS_BSI_CLOCK = 0x12,

466

PLL_FM_MDSYS_MDCORE_CLOCK = 0x13,

467

PLL_FM_MDSYS_BUS2X_NODCM_CLOCK = 0x14,

468

PLL_FM_MDSYS_BUS4X_CLOCK = 0x15,

469

PLL_FM_MDTOP_DBG_CLOCK = 0x16,

470

PLL_FM_MDTOP_F32K_CLOCK = 0x17,

471

PLL_FM_AD_MDBPI_PLL_D7 = 0x18, /* AD means "analog to digital" */

472

PLL_FM_AD_MDBPI_PLL_D5 = 0x19,

473

PLL_FM_AD_MDBPI_PLL_D4 = 0x1A,

474

PLL_FM_AD_MDBPI_PLL_D3 = 0x1B,

475

PLL_FM_AD_MDBPI_PLL_D2 = 0x1C,

476

PLL_FM_AD_MDBRP_PLL = 0x1D,

477

PLL_FM_AD_MDVDSP_PLL = 0x1E,

478

PLL_FM_AD_MDMCU_PLL = 0x1F,

479

/* CKMON_SRC_SEL2 = 1 */

480

PLL_FM_NULL = 0x20,

481

482

#if defined(MT6297)/* APOLLO */

483

/* APOLLO didn't support */

484

#else/* MT6885 and later */

485

PLL_FM_DFESYS_RXDFE_BB_CORE_CLOCK = 0x2E,

486

PLL_FM_AD_MDNRPLL4_2 = 0x2F,

487

PLL_FM_MDTOP_BUS4X_FIXED_CLOCK = 0x30,

488

PLL_FM_DA_DRF_26M_CLOCK = 0x31,

489

#endif

490

PLL_FM_MDTOP_BUS4X_CLOCK = 0x32,

491

PLL_FM_RXCPC_CPC_CLOCK = 0x33,

492

#if defined(MT6297)/* Only APOLLO support. */

493

PLL_FM_RXDDMBRP_RXCSI_CLOCK = 0x34,

494

#endif

495

PLL_FM_RXDDMBRP_RXDBRP_CLOCK = 0x35,

496

PLL_FM_RXDDMBRP_RXDDM_CLOCK = 0x36,

497

PLL_FM_MCORE_MCORE_CLOCK = 0x37,

498

PLL_FM_VCOREHRAM_VCORE_CLOCK = 0x38,

499

PLL_FM_VCOREHRAM_HRAM_CLOCK = 0x39,

500

PLL_FM_FESYS_TXBSRP_CLOCK = 0x3A,

501

PLL_FM_FESYS_MDPLL_CLOCK = 0x3B,

502

PLL_FM_TX_CS_NR_RXT2F_NR_CLOCK = 0x3C,

503

PLL_FM_TX_CS_NR_TXBSRP_NR_CLOCK= 0x3D,

504

PLL_FM_TX_CS_NR_CM_NR_CLOCK = 0x3E,

505

PLL_FM_TX_CS_NR_CS_NR_CLOCK = 0x3F,

506

#if defined(MT6297)/* Only APOLLO support. */

507

PLL_FM_MDSYS_IA_CLOCK = 0x40,

508

PLL_FM_SOURCE_END = 0x40

509

#else/* MT6885 and later */

510

PLL_FM_SOURCE_END = 0x3F

#endif

} PLL_FM_SOURCE;

typedef enum {

#if defined(MT6297)/* APOLLO */

516

CLKSW_SDF_SRC_MDPLL_F624M = 0,

517

CLKSW_SDF_SRC_TOP_BUS4X = 1,

518

CLKSW_SDF_SRC_MDPLL_F312M = 2,

519

CLKSW_SDF_SRC_MDPLL_F208M = 3,

520

#else/* MT6885 and later */

521

CLKSW_SDF_SRC_MDPLL_F650M = 0,

522

CLKSW_SDF_SRC_TOP_BUS4X = 1,

523

CLKSW_SDF_SRC_MDPLL_F325M = 2,

524

CLKSW_SDF_SRC_MDPLL_F216P7M = 3,

#endif

CLKSW_SDF_SRC_26M,

CLKSW_SDF_SRC_END

} PLL_CLKSW_SDF_SRC;

typedef enum {

CLKSW_SDF_SRC_DIV_1 = 0,

532

CLKSW_SDF_SRC_DIV_2 = 1,

533

CLKSW_SDF_SRC_DIV_3 = 2,

534

CLKSW_SDF_SRC_DIV_4 = 3

535

} PLL_CLKSW_SDF_SRC_DIV;

536

537

/* Below for debugging */

538

539

#define PLL_FM_NUM 48 /* Note: This number should also sync to EE owner. */

540

typedef struct {

541

kal_uint32 AD_MDNRPLL5; /* 0 */

542

kal_uint32 AD_MDNRPLL4_1;

543

kal_uint32 AD_MDNRPLL4_0;

544

kal_uint32 AD_MDNRPLL3;

545

kal_uint32 AD_MDNRPLL2;

546

kal_uint32 AD_MDNRPLL1; /* 5 */

547

kal_uint32 AD_MDNRPLL0;

548

kal_uint32 MDSYS_NRL2_CLOCK;

549

kal_uint32 MDRXSYS_DFESYNC_CLOCK;

550

#if defined(MT6297)/* APOLLO */

551

kal_uint32 MDTOP_F208M_CLOCK;

552

kal_uint32 TRACE_MON_CLOCK; /* 10 */

553

kal_uint32 MDSYS_208M_CLOCK;

554

#else/* MT6885 and later */

555

kal_uint32 MDTOP_F216P7M_CLOCK;

556

kal_uint32 TRACE_MON_CLOCK; /* 10 */

557

kal_uint32 MDSYS_216P7M_CLOCK;

558

#endif

559

kal_uint32 MDRXSYS_RAKE_CLOCK;

560

kal_uint32 MDRXSYS_BRP_CLOCK;

561

kal_uint32 MDRXSYS_VDSP_CLOCK;

562

kal_uint32 MDTOP_LOG_ATB_CLOCK; /* 15 */

563

kal_uint32 FESYS_CSYS_CLOCK;

564

kal_uint32 MDSYS_SHAOLIN_CLOCK;

565

kal_uint32 FESYS_BSI_CLOCK;

566

kal_uint32 MDSYS_MDCORE_CLOCK;

567

kal_uint32 MDSYS_BUS2X_NODCM_CLOCK; /* 20 */

568

kal_uint32 MDSYS_BUS4X_CLOCK;

569

kal_uint32 MDTOP_DBG_CLOCK;

570

kal_uint32 AD_MDBPI_PLL_D7;

571

kal_uint32 AD_MDBPI_PLL_D5;

572

kal_uint32 AD_MDBPI_PLL_D4; /* 25 */

573

kal_uint32 AD_MDBPI_PLL_D3;

574

kal_uint32 AD_MDBPI_PLL_D2;

575

kal_uint32 AD_MDBRP_PLL;

576

kal_uint32 AD_MDVDSP_PLL;

577

kal_uint32 AD_MDMCU_PLL; /* 30 */

578

#if defined(MT6297)/* APOLLO */

579

kal_uint32 MDTOP_BUS4X_CLOCK;

580

kal_uint32 RXCPC_CPC_CLOCK;

581

kal_uint32 RXDDMBRP_RXCSI_CLOCK;

582

kal_uint32 RXDDMBRP_RXDBRP_CLOCK;

583

kal_uint32 RXDDMBRP_RXDDM_CLOCK; /* 35 */

584

kal_uint32 MCORE_MCORE_CLOCK;

585

kal_uint32 VCOREHRAM_VCORE_CLOCK;

586

kal_uint32 VCOREHRAM_HRAM_CLOCK;

587

kal_uint32 FESYS_TXBSRP_CLOCK;

588

kal_uint32 FESYS_MDPLL_CLOCK; /* 40 */

589

kal_uint32 TX_CS_NR_RXT2F_NR_CLOCK;

590

kal_uint32 TX_CS_NR_TXBSRP_NR_CLOCK;

591

kal_uint32 TX_CS_NR_CM_NR_CLOCK;

592

kal_uint32 TX_CS_NR_CS_NR_CLOCK;

kal_uint32 NULL_45;

kal_uint32 NULL_46;

kal_uint32 NULL_47;

#else/* MT6885 and later */

597

kal_uint32 DFESYS_RXDFE_BB_CORE_CLOCK;

598

kal_uint32 AD_MDNRPLL4_2;

599

kal_uint32 MDTOP_BUS4X_FIXED_CLOCK;

600

kal_uint32 DA_DRF_26M_CLOCK;

601

kal_uint32 MDTOP_BUS4X_CLOCK; /* 35 */

602

kal_uint32 RXCPC_CPC_CLOCK;

603

kal_uint32 RXDDMBRP_RXDBRP_CLOCK;

604

kal_uint32 RXDDMBRP_RXDDM_CLOCK;

605

kal_uint32 MCORE_MCORE_CLOCK;

606

kal_uint32 VCOREHRAM_VCORE_CLOCK; /* 40 */

607

kal_uint32 VCOREHRAM_HRAM_CLOCK;

608

kal_uint32 FESYS_TXBSRP_CLOCK;

609

kal_uint32 FESYS_MDPLL_CLOCK;

610

kal_uint32 TX_CS_NR_RXT2F_NR_CLOCK;

611

kal_uint32 TX_CS_NR_TXBSRP_NR_CLOCK;/* 45 */

612

kal_uint32 TX_CS_NR_CM_NR_CLOCK;

613

kal_uint32 TX_CS_NR_CS_NR_CLOCK;

614

/* we couldn't add more PLL here... */

#endif

} PLL_CLK_INFO;

extern PLL_CLK_INFO g_pll_info;

620

extern const char PLL_FM_clock[PLL_FM_NUM][32];

621

622

/* Above for debugging */

623

624

/*******************************************************************************

625

* Include header files

626

******************************************************************************/

627

extern void PLL_MD_Pll_Init(void);

628

extern void PLL_Set_CLK_To_26M(void);

629

630

extern void PLL_Check_26M_ACK_Status(kal_uint32 identifier);

631

extern void PLL_Clear_26M_ACK_Status(void);

632

extern void PLL_exception_dump(void);

633

extern kal_uint32 PLL_FrequencyMeter_GetFreq(PLL_FM_SOURCE index);

634

extern kal_uint32 PLL_FrequencyMeter_GetCKMON_CNT(PLL_FM_SOURCE index, kal_uint32 xta_cnt, kal_uint32 *ckmon_cnt);

635

636

/* For SDF user in driver/sib_drv/sdf/src/md97/drv_sdf_97.c */

637

extern kal_uint32 PLL_CLKSW_SDF_SRC_CKSEL_Get();

638

extern kal_uint32 PLL_CLKSW_SDF_SRC_CKSEL_Div_Get();

639

extern kal_bool PLL_CLKSW_SDF_SRC_CKSEL_Set(PLL_CLKSW_SDF_SRC src_clk, PLL_CLKSW_SDF_SRC_DIV src_div);

640

641

#endif /* !__PLL_MT6297_H__ */

642