blob: ff52b1acd935efe49578ffc7fb7a5413f5d0a8d6 [file] [log] [blame]
yu.dongc33b3072024-08-21 23:14:49 -07001/*****************************************************************************
2* Copyright Statement:
3* --------------------
4* This software is protected by Copyright and the information contained
5* herein is confidential. The software may not be copied and the information
6* contained herein may not be used or disclosed except with the written
7* permission of MediaTek Inc. (C) 2018
8*
9* BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
10* THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
11* RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
12* AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
13* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
14* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
15* NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
16* SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
17* SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
18* THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
19* NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
20* SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
21*
22* BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
23* LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
24* AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
25* OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
26* MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
27*
28* THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
29* WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
30* LAWS PRINCIPLES. ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
31* RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
32* THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
33*
34*****************************************************************************/
35
36[Symbol] [Obj] [Lib]
37
38//Group name is unique and must be started with 'GROUP_CFG_'
39//Alignment is optional
40******************** < GROUP_CFG_SPU_NL1_SLOT_CODE > ********************
41ALIGN:0x40
42//D fileD.obj libDLIB.a
43//E fileE.obj libELIB.a
44#if defined(MT6833)
45NL1_RFCC_Api_Get_Tx_Mimo_Cfg nr_rfcc_api.obj libnl1.a
46NL1_RFCC_UTAS_Get_Phy_By_Rx nr_rfcc_utas.obj libnl1.a
47NL1_RFCC_RFD_Get_Tx_Mimo_Cfg nr_rfcc_rfd.obj libnl1.a
48nl1_tpc_reset_runtime_param nr_tpc.obj libnl1.a
49NL1_TPC_Tti_Bdy_Utime312M_To_Utime19p5M nr_tpc.obj libnl1.a
50NL1_TX_Pathloss_Get_Rsrp_Value nr_tx_pathloss.obj libnl1.a
51NL1_TX_Pathloss_RS_Index_Update nr_tx_pathloss.obj libnl1.a
52NL1_RFCC_FR1_Api_Ant_Query_Carkit_Info nr_rfcc_api.obj libnl1.a
53NL1_RFCC_RXDFE_Get_Rx_Mimo_Cfg nr_rfcc_rxdfe.obj libnl1.a
54NL1_TX_PwrCtrl_TxChannelPwr_PostProcessing nr_tx_pwr_ctrl_mcu.obj libnl1.a
55nl1_tpc_update_p_channel_bmp nr_tpc.obj libnl1.a
56nl1_tpc_atx_param_init nr_tpc.obj libnl1.a
57NL1_TX_PwrCtrl_PUCCHTxPwr_PostProcessing nr_tx_pwr_ctrl_mcu.obj libnl1.a
58DVFS_get_global DVFS_drv.obj libdvfs_drv.a
59NL1_RFD_Api_Ant_Query_Tx_Path nr_rfd_ant.obj libnl1.a
60NL1_RFD_CA_Query_SRS_Capability_Info nr_rfd_custom_srs.obj libnl1.a
61change_mips_user_acc.constprop.6 DVFS_drv_md.obj libdvfs_drv.a
62nl1_tx_pwrctrl_set_pcmax_mcu nr_tx_pwr_ctrl_mcu.obj libnl1.a
63NL1_TPC_TX_Request_Path_Time nr_tpc.obj libnl1.a
64nl1_rfd_ca_query_search nr_rfd_customcommon.obj libnl1.a
65NL1_LPWR_TPS_Api_Collect_TPC_Info nr_lpwr_tps.obj libnl1.a
66nl1_tx_mpr_derive_contiguous_rb nr_tx_pwr_ctrl_mpr_mcu.obj libnl1.a
67NL1_TX_RFCtrl_TPC_Control nr_tx_rf_ctrl_mcu.obj libnl1.a
68nl1_tpc_update_p_sg_info nr_tpc.obj libnl1.a
69NL1_TPC_TX_Request_Path_Info nr_tpc.obj libnl1.a
70NL1_TX_PHR_NMAC_PUCCH_Tx_Or_Pusch_Retx nr_tx_nmac_phr_c.obj libnl1.a
71nl1_tx_pwrctrl_get_pathloss_mcu nr_tx_pwr_ctrl_mcu.obj libnl1.a
72memcmp lib_a-memcmp.o libc.a
73NL1_TPC_TX_Request_CC_Info nr_tpc.obj libnl1.a
74nl1_tpc_inc_idx_setgain nr_tpc.obj libnl1.a
75nl1_tpc_khz_to_atx_bw_enum nr_tpc.obj libnl1.a
76NL1_TX_PwrCtrl_Api_Read_LTE_Cell_Info nr_tx_pwr_ctrl_mcu.obj libnl1.a
77ENL1_TPC_Get_C_Tti_Info enl1_tpc.obj libmml1.a
78NL1_TX_UTAS_Ant_State_Query nr_tx_utas_mcu.obj libnl1.a
79nl1_tx_pwrctrl_inject_adj nr_tx_pwr_ctrl_mcu.obj libnl1.a
80nl1_tpc_start_rb_to_freq_cal nr_tpc.obj libnl1.a
81nl1_tpc_trig_p_time_emerg_g00_tick nr_tpc.obj libnl1.a
82NL1_TX_MNGR_Api_UL_Post nr_tx_mngr_mcu.obj libnl1.a
83ENL1_TPC_Temperature_Interpolation enl1_tpc.obj libmml1.a
84NL1_TX_PwrCtrl_Derive_AMPR nr_tx_pwr_ctrl_mpr_mcu.obj libnl1.a
85NL1_RFCC_PHYS_Get_Ucnt_By_Scnt nr_rfcc_phys.obj libnl1.a
86NL1_DVFS_Tx_Shaolin_REQ_Set_On nr_lpwr_dvfs.obj libnl1.a
87NL1_RFD_Map_CA_To_Idx nr_rfd_customcommon.obj libnl1.a
88DVFS_md_MIPS_setNRTX DVFS_drv_md.obj libdvfs_drv.a
89DVFS_acc_val_set DVFS_drv.obj libdvfs_drv.a
90NL1_TX_PwrCtrl_Derive_MPR nr_tx_pwr_ctrl_mpr_mcu.obj libnl1.a
91NL1_TX_Api_Get_Sim_Index nr_tx_database_mcu.obj libnl1.a
92NL1_TX_RFCtrl_Get_ENDC_Total nr_tx_rf_ctrl_mcu.obj libnl1.a
93MMRFD_CMR_Query_Carkit_Usage_Info_By_FeLayoutGroup mml1_rf_ant.obj libmml1_rf.a
94NL1_LPWR_TPS_Api_Collect_Tx_Info nr_lpwr_tps.obj libnl1.a
95NL1_TX_LPWR_DVFS_TPC_Rpt_G1_Start_Entry nr_tx_lpwr_mcu.obj libnl1.a
96nl1_tx_pathloss_get_trx_rsrp nr_tx_pathloss.obj libnl1.a
97ENL1_TPC_Get_Temper_Comp_Info_Path enl1_tpc.obj libmml1.a
98NL1_TX_Lisr_Post_Tpc_Irq nr_tx_mngr_mcu.obj libnl1.a
99MMRF_Query_Adie_Ucnt_InitTxOfs mml1_rf_ucnt.obj libmml1_rf.a
100NL1_FWK_LISR_DCI_UL_Post_Group1_G nr_fwk_lisr_entry.obj libnl1.a
101NL1_TX_PwrCtrl_HW_Post_Combined_Config_MCU nr_tx_pwr_ctrl_mcu.obj libnl1.a
102NL1_TX_PwrCtrl_PUSCHTxPwr_PostProcessing nr_tx_pwr_ctrl_mcu.obj libnl1.a
103NL1_TX_PwrCtrl_SRSTxPwr_PostProcessing nr_tx_pwr_ctrl_mcu.obj libnl1.a
104NL1_TX_RFCtrl_TPC_Reconfig nr_tx_rf_ctrl_mcu.obj libnl1.a
105nl1_tx_pwrctrl_prepare_ulca_info nr_tx_pwr_ctrl_mcu.obj libnl1.a
106NL1_TX_RF_Tool_dB_To_Linear nr_tx_rf_ctrl_mcu.obj libnl1.a
107NL1_TX_RF_Tool_Linear_To_dB nr_tx_rf_ctrl_mcu.obj libnl1.a
108NL1_TX_RFCtrl_ANT_Config nr_tx_rf_ctrl_mcu.obj libnl1.a
109NL1_TX_DFE_RF_CCSW_SRS_Config nr_tx_rf_ctrl_mcu.obj libnl1.a
110nl1_tx_pwrctrl_qsort_compare_channel_info nr_tx_pwr_ctrl_mcu.obj libnl1.a
111NL1_TX_RFCtrl_TPC_Judge_Emergency_Mode nr_tx_rf_ctrl_mcu.obj libnl1.a
112NL1_TX_PwrCtrl_Set_Prach_Tx_Power_MCU nr_tx_pwr_ctrl_mcu.obj libnl1.a
113NL1_TX_LPWR_DVFS_Post_TPC_G1_End_Entry nr_tx_lpwr_mcu.obj libnl1.a
114nl1_tx_lpwr_shaolin_dvfs_on_check_post_comb nr_tx_lpwr_mcu.obj libnl1.a
115nl1_tx_lpwr_shaolin_dvfs_off_check nr_tx_lpwr_mcu.obj libnl1.a
116NL1_DVFS_Tx_Shaolin_REQ_Set_Off nr_lpwr_dvfs.obj libnl1.a
117NL1_TX_PWR_CTRL_Api_Csif_Ul_Post_Combine_Rpt_Handler nr_tx_mngr_mcu.obj libnl1.a
118nl1_tx_mngr_ul_post_dep_irq_tpc nr_tx_mngr_mcu.obj libnl1.a
119nl1_tx_mngr_post_tpc_entry nr_tx_mngr_mcu.obj libnl1.a
120ENL1_TPC_Get_P_Ch enl1_tpc.obj libmml1.a
121NL1_TPC_Get_CC_TTI_INFO_Buffer nr_tpc.obj libnl1.a
122nl1_tpc_get_en_mrx nr_tpc.obj libnl1.a
123#else
124drv_spu_EventGen_Fetch_Code drv_spu.obj libsys_drv.a
125#endif
126******************** < GROUP_CFG_SPU_NL2_SLOT_CODE > ********************
127ALIGN:0x40
128
129******************** < GROUP_CFG_SPU_NL1_SLOT_RODATA > ********************
130ALIGN:0x40
131#if defined(MT6833)
132NL1_TX_PwrCtrl_TxChannelPwr_PostProcessing nr_tx_pwr_ctrl_mcu.obj libnl1.a
133nl1_tx_log2lin_pow_tab_slope_tab nr_tx_rf_ctrl_mcu.obj libnl1.a
134#endif
135******************** < GROUP_CFG_SPU_NL2_SLOT_RODATA > ********************
136ALIGN:0x40
137
138******************** < GROUP_CFG_SPU_NL1_SLOT_DATA > ********************
139ALIGN:0x40
140#if defined(MT6833)
141temp_degree_Celsius nr_tpc.obj libnl1.a
142NL1_TX_1_Trace_Filter nl1_trace_tx_1_utmd.obj libnl1_pub.a
143s_dvfs_md_acc_weight_map DVFS_drv_md.obj libdvfs_drv.a
144NL1_TC_Trace_Filter nl1_trace_tc_utmd.obj libnl1_pub.a
145#endif
146******************** < GROUP_CFG_SPU_NL2_SLOT_DATA > ********************
147ALIGN:0x40
148
149******************** < GROUP_CFG_SPU_NL1_SLOT_DATA_ZI > ********************
150ALIGN:0x40
151#if defined(MT6833)
152g_nl1_tx_offset_pwr_nr_fr1 nr_tx_nvram_read.obj libnl1.a
153read_temper_timestamp nr_tpc.obj libnl1.a
154p_lp_db nr_lpwr_tps.obj libnl1.a
155nl1_tx_pbch_pathloss_mcu nr_tx_pathloss.obj libnl1.a
156p_thiz nr_rfcc_utas.obj libnl1.a
157g_nl1_tx_pcmax_offset_cfg nr_tx_pwr_ctrl_mcu.obj libnl1.a
158NL1_TPC_CP_TYPE mml1_tpc.obj libmml1.a
159s_dvfs_md_acc_t DVFS_drv_md.obj libdvfs_drv.a
160nl1_emac_phr_trigger_ind_t nr_tx_nmac_phr_c.obj libnl1.a
161nl1_tpc_idx_setgain_cnt nr_tpc.obj libnl1.a
162nl1_dvfs_tx_shaolin_scs nr_lpwr_dvfs.obj libnl1.a
163slot_p_ctrl enl1_tpc.obj libmml1.a
164nr_power_offset nr_tpc.obj libnl1.a
165mml1_etdpd_tpc_info mml1_etdpd_common.obj libmml1_rf.a
166NL1D_ET_DBG nr_et_database.obj libnl1.a
167s_dvfs_md DVFS_drv_md.obj libdvfs_drv.a
168nr_p_mode nr_tpc.obj libnl1.a
169nl1_hrt_extra_settle_ nr_hrt_check.obj libnl1.a
170nl1_tx_mngr_ul_post_tpc_rpt_free_queue_rb nr_tx_mngr_mcu.obj libnl1.a
171NL1_TPC_TTI_BDY mml1_tpc.obj libmml1.a
172#endif
173******************** < GROUP_CFG_SPU_NL2_SLOT_DATA_ZI > ********************
174ALIGN:0x40